Index of /archive/邏設實驗/110李濬屹/Lab 2/
../
Visio/ 21-Mar-2026 11:06 -
1-1.png 21-Mar-2026 11:06 27K
FPGA_1.png 21-Mar-2026 11:06 111K
FPGA_2.png 21-Mar-2026 11:06 7667
Lab-2-Advanced-Gate-Level-Verilog.pdf 21-Mar-2026 11:06 2M
Lab2_Team30_Carry_Look_Ahead_Adder_8bit.v 21-Mar-2026 11:06 3269
Lab2_Team30_Carry_Look_Ahead_Adder_8bit_t.v 21-Mar-2026 11:06 1183
Lab2_Team30_Decode_And_Execute_4bit.v 21-Mar-2026 11:06 5767
Lab2_Team30_Decode_And_Execute_4bit_fpga.v 21-Mar-2026 11:06 1834
Lab2_Team30_Decode_And_Execute_t.v 21-Mar-2026 11:06 485
Lab2_Team30_Exhausted_Testing.v 21-Mar-2026 11:06 1317
Lab2_Team30_Multiplier_4bit.v 21-Mar-2026 11:06 3507
Lab2_Team30_Multiplier_4bit_t.v 21-Mar-2026 11:06 973
Lab2_Team30_Report.docx 21-Mar-2026 11:06 6M
Lab2_Team30_Report.pdf 21-Mar-2026 11:06 2M
Lab2_Team30_Ripple_Carry_Adder.v 21-Mar-2026 11:06 3063
Lab2_Team30_Ripple_Carry_Adder_t.v 21-Mar-2026 11:06 523
Q1_gates.png 21-Mar-2026 11:06 31K
Q1_nand_implement.png 21-Mar-2026 11:06 74K
Q1_ripple_carry_adder.png 21-Mar-2026 11:06 28K
Q2_4bit8x1mux.png 21-Mar-2026 11:06 61K
Q2_8bitor_all.png 21-Mar-2026 11:06 55K
Q2_ADD_SUB_BITWISEAND_BITWISEOR.png 21-Mar-2026 11:06 37K
Q2_buffer_XNOR_NOR_HA_FA.png 21-Mar-2026 11:06 30K
Q2_compare.png 21-Mar-2026 11:06 27K
Q2_comparegt_eq_4bitand.png 21-Mar-2026 11:06 33K
Q2_ls_rs.png 21-Mar-2026 11:06 24K
Q2_not_and_or_xor.png 21-Mar-2026 11:06 30K
Q2_universal_gate.png 21-Mar-2026 11:06 4504
~$b2_Team30_Report.docx 21-Mar-2026 11:06 162