EE4280 Lecture 8: Charge-Pump Phase-Locked Loops

Ping-Hsuan Hsieh (謝秉璇) Delta Building R908 EXT 42590 phsieh@ee.nthu.edu.tw


Issues with Type-I Phase-Locked Loop

 Strict trade-offs between response time, stability, steady-state ripple & jitter, and steady-state phase error

Limited acquisition range


- The initial frequency of VCO can be very far from the input frequency
- The acquisition range is on the order of $\omega_{
 m LPF}$
- → Difference between win and ω_{out} has to be less than ω_{LPF}
- → Trade-offs further tightened







Two Inputs with Different Frequencies


• An XOR cannot detect frequency error





- Output pulses varies periodically
- At beat frequency (the frequency difference of the two)
- → The larger the difference, the faster the output pulse width changes
- → The LPF output stays constant and does not change due to the change of phase difference
- → XOR (phase detector) does not detect frequency difference




























To Take the PFD's Outputs to VCO


• A simple way



Dynamics of Charge-Pump Phase-Locked Loops


- When the system is just turned on, ω_{out} and ω_{in} may be very different
- As ω_{out} approaches ω_{in}
- Transfer function of PFD+CP In case if $\Delta \phi_{in}$ doubles






Dynamics of Charge-Pump Phase-Locked Loops

- When the system is just turned on, ω_{out} and ω_{in} may be very different
- As ω_{out} approaches ω_{in}
- Transfer function of PFD+CP In case if $\Delta \phi_{in}$ doubles







→ Strictly speaking: not a linear system

Transfer Function of PFD+CP (I)









Loop Dynamics (I)

• Linear model of the PLL \rightarrow to derive the response from ϕ_{in} to ϕ_{out}




Open-loop transfer function (from phase → voltage → voltage → phase)



To Stabilize the Loop

- We need certain phase margin at $\omega_{\rm u}$
- → A <u>left-plane zero</u> by inserting a resistor
- → The charge pump sees R in series with C




Loop Dynamics (II) • Closed-loop transfer function $H(s) = \frac{1_P K_{VCO}}{2\pi C_P} R_P C_{PS} + 1)$ $H(s) = \frac{1_P K_{VCO}}{2\pi C_P} R_P C_{PS} + 1)$ Pc gain of 1 Pc gain of 1 $Qlog|H_{open}|$ Pc gain of 1 $Qlog|H_{open}|$ $Qlog|H_{open}|$

- → Output tracks the input phase well if input phase varies slowly
- → For input phase step, output phase eventually catches up
- \rightarrow The same applies to frequency as well


• Second-order system
$$\omega_n = \sqrt{\frac{I_P K_{VCO}}{2\pi C_P}}$$
 $\zeta = \frac{R_P}{2} \sqrt{\frac{I_P C_P K_{VCO}}{2\pi}} = \frac{R_C}{2} \frac{I_C C_P}{2\pi C_P}$


- To stabilize the system by increasing the damping factor
- To speed up the loop response (Imp BW) +1



Loop Dynamics of Basic PLL From Bode plot of open-loop transfer function LPF VCO PD 20log Hopen K_{PD} -20 dB/dec K_{vco} ⊸ Φ_{out} Φ_{in} s WI PF -40 dB/dec 0 $H(s)|_{\text{open}} = K_{PD} \cdot \frac{1}{1 + \frac{s}{1 - s}} \cdot \frac{K_{VCO}}{s}$ ωLPF ω (log scale) ω (log scale) WLPF 0 -90° $\frac{K_{PD}K_{VCO}}{\frac{2}{m}+s+K_{PD}K_{VCO}} = \frac{\omega_n^2}{s^2+2\zeta\omega_n s+\omega_n^2}$ $H(s)|_{\text{closed}} = \frac{1}{s^2}$ -135 -180 WLPF Hopen $\omega_n = \sqrt{\omega_{LPF} K_{PD} K_{VCO}} \quad \zeta = \frac{1}{2} \sqrt{\frac{\omega_{LPF}}{K_{PD} K_{VCO}}}$ EE 428

24






Discrete-Time Nature of Phase-Locked Loops (I)


- Continuous-time and linear approximation
- Yield reasonably accurate results when input frequency/phase varies slowly (compared to the reference frequency)
- For example, with the operating frequency of 1 GHz and the input frequency varying with 1 MHz
- → Very dense sampling → close to continuous-time operation

Discrete-Time Nature of Phase-Locked Loops (II)

- When the frequency (that the signal frequency/phase is varying at) becomes comparable to the reference frequency
- For example, if $\omega_m = 0.25\omega_{REF}$

- Nonlinear operation
- ◆ Sampling delay results in additional phase shift → degrade stability
- Typically ω_n is kept to be $1/20 \sim 1/10 \omega_{REF}$






• The transfer function:
$$\frac{\phi_{out}}{\phi_{in}} = \frac{\frac{I_{CP}}{2\pi} \left(R + \frac{1}{sC_P}\right) K_{VCO}}{1 + \frac{I_{CP}}{2\pi} \left(R + \frac{1}{sC_P}\right) \frac{K_{VCO}}{M}} = \frac{\frac{I_{CP}K_{VCO}}{2\pi C_P} (1 + sRC_P)}{s^2 + \frac{I_{CP}K_{VCO}}{2\pi M} Rs + \frac{I_{CP}K_{VCO}}{2\pi C_P M}}$$
$$\omega_n = \sqrt{\frac{I_{CP}K_{VCO}}{2\pi M}} \text{ and } \zeta = \frac{R}{2} \sqrt{\frac{I_{CP}C_PK_{VCO}}{2\pi M}}$$
• Can be used for frequency synthesis

→ Frequency adjustment set by reference

Nonidealities in Phase-Locked Loops (I)


- Design considerations of PFD+CP
- 1) <u>Reset pulse width</u>: in case with no pulse or very narrow pulse



Nonidealities in Phase-Locked Loops (I)

Design considerations of PFD+CP


1) Reset pulse width: in case with no pulse or very narrow pulse



Nonidealities in Phase-Locked Loops (I)

Design considerations of PFD+CP


1) Reset pulse width: in case with no pulse or very narrow pulse




Nonidealities in Phase-Locked Loops (II)

Effect of dead zone

→ negative feedback is broken with small phase error




- Sufficiently wide reset pulse allows PFD+CP to settle
- → Ready for small phase error




Nonidealities in Phase-Locked Loops (II)

• Effect of dead zone

→ negative feedback is broken with small phase error




- Sufficiently wide reset pulse allows PFD+CP to settle
- → Ready for small phase error



Nonidealities in Phase-Locked Loops (III)

- Design considerations of PFD+CP
- **2)** Skew in Q_A and Q_B pulses
- As the upper part of circuit is usually implemented using PMOS




Vcin

Nonidealities in Phase-Locked Loops (IV)

• Design considerations of PFD+CP


- 3) Mismatch between up and down currents
- Even with perfect pulse alignment, for example, if $I_{up} > I_{down}$



Nonidealities in Phase-Locked Loops (IV)


Design considerations of PFD+CP

- 3) Mismatch between up and down currents
- Even with perfect pulse alignment, for example, if $I_{up} > I_{down}$



Nonidealities in Phase-Locked Loops (IV)


- Design considerations of PFD+CP
- 3) Mismatch between up and down currents
- Even with perfect pulse alignment, for example, if $I_{up} > I_{down}$




- Resulting in <u>static phase error</u> and <u>V_{ctrl} ripple</u> reference for
- Difficult to maintain perfect match between I_{up} and I_{down} due to r_0 of transistors \rightarrow worse for advanced technology

Phase Noise and Jitter in Phase-Locked Loops (I)

• Total phase of a clean clock vs. a jittery clock



- Different ways to characterize and quantify jitter
- Cycle jitter, cycle-to-cycle jitter, long-term or absolute jitter



Phase Noise and Jitter in Phase-Locked Loops (II) The rate at which the phase varies • $y_1(t)$ CKonz $y_2(t)$ Excess ϕ_{ex1} Phase ex2 Two sources of jitter that are of most interest $=\frac{\frac{I_{P}K_{VCO}}{2\pi C_{P}}(R_{P}C_{P}s+1)}{s^{2}+\frac{I_{P}}{2\pi}K_{VCO}R_{P}s+\frac{I_{P}}{2\pi C_{P}}K_{VCO}}$ $\frac{\Phi_{out}}{\sigma}(s) =$ • Jitter of the reference input • Jitter generated from the VCO

EE 428

