

---

# **EE4280 Lecture 8: Switched-Capacitor Circuits**

---

**Ping-Hsuan Hsieh (謝秉璇)**


**Delta Building R908**

**EXT 42590**

**[phsieh@ee.nthu.edu.tw](mailto:phsieh@ee.nthu.edu.tw)**




# One Switched-Capacitor Circuit Example

- ◆ **Some capacitors**
- ◆ **Some switches**
  - Control signals needed
  - Typically 180° out-of-phase
- Two-phase operation
  
- ◆ **An operational amplifier**
  - High voltage gain
  - Differential input
  - Single-ended output



# One Switched-Capacitor Circuit Example


- ◆ Some capacitors
- ◆ Some switches
  - Control signals needed
  - Typically 180° out-of-phase
- Two-phase operation
  
- ◆ An operational amplifier
  - High voltage gain
  - Differential input
  - Single-ended output




# Operations - Phase #1

- ◆ S1 and S2 are ON

Sampling phase





$\frac{\phi}{2}$  consider DC input



# Operations - Phase #1

- ◆ S1 and S2 are ON
  - S2 provides a unity-gain feedback


DC input



virtual short through nega FB

# Operations - Phase #1

- ◆ **S1 and S2 are ON**
  - S2 provides a unity-gain feedback







- The negative input port transient
- Once reaching steady state
  - Virtual ground or virtual short
  - No current flowing into input
  - No voltage across  $C_2$

# Operations - Phase #1

◆ S1 and S2 are ON

- S1 connects C1 to  $V_{in}$  → sampling  $V_{in}$  across C1

→ Sampling Phase




## Operation - Phase #2


- ◆ S1 and S2 gets turned OFF
- ◆ S3 is then turned ON

有順序

- 一般來說 S2 → S1 → S3



B becomes high-Z node




- \* node A becomes floating
- \* but all voltages are the same




## Operation - Phase #2

- ◆ **S1 and S2 gets turned OFF**
  - Charges remain on capacitors
- ◆ **S3 is then turned ON**
  - Pull the left plate of C1 from  $V_{in}$  to ground




phase # 1



loop gain = A

比較有 stability concern


phase # 2



loop gain =  $A \frac{C_2}{C_1 + C_2}$

## Operation - Phase #2

- ◆ S1 and S2 gets turned OFF
    - Charges remain on capacitors
  - ◆ S3 is then turned ON
    - Pull the left plate of C1 from  $V_{in}$  to ground
- Charge gets transferred
- Amplification Phase





\* Node B pulled to  $V_{in0}$  thru nega FB

\* Charges transferred from  $C_1$  to  $C_2$

$$V_{out} = V_{in} \cdot \frac{C_1}{C_2}$$



- ◆ Non-inverting amplifier
- ◆ Sampling timing
- ◆ Stability considerations

positive gain  
non-inverting amp



# Continuous-Time Example

- ◆ To amplify the input signal with resistive feedback
  - Ideal voltage gain



$$I_{R1} = I_{R2}$$

$$\frac{V_B - V_{in}}{R_1} = \frac{V_{out} - V_B}{R_2}$$

$$V_B = 0 \longleftarrow A \rightarrow \infty$$

$$\frac{V_{out}}{V_{in}} = -\frac{R_2}{R_1}$$


## Continuous-Time Example

- ◆ **To amplify the input signal with resistive feedback**

- Ideal voltage gain

- ◆ **A few more details:**

- Voltage sensing – current feedback
- Loading effect on open-loop gain  
(when considering  $R_{out}$  of opamp)





# Continuous-Time Example

- ◆ To amplify the input signal with resistive feedback

- Ideal voltage gain


- ◆ A few more details:

- Voltage sensing – current feedback
- Loading effect on open-loop gain (when considering  $R_{out}$  of opamp)
- $R_2$  flows current that comes from  $R_{out}$
- Degrading voltage gain from  $V_x$  to  $V_{out}$



## With Capacitive Feedback



- ◆ Loading effect can be avoid
- ◆ Need a mechanism to set the bias point of  $V_x$



- ◆ Transfer function and Bode plot
- ◆ Accuracy


# Switches

- ◆ During the sampling phase *offset*



# Switches

- ◆ During the sampling phase



- With VCK of some high value,  $V_{th}$  of 0.3 V, and  $V_{in}$  of 0.3 V
- Once reaching steady state
  - $V_{out} = 0.3$
  - The transistor current = 0 *the transistor is ON, but flows no current*
  - The transistor operating in *deep triode region with certain  $R_{on}$*
- With  $V_{CK} = 0$  *the switch is turned OFF*





# Switches – A Few Cases (I)


◆  $V_{th}$  of 0.3 V and VCK goes from 0 V to 1 V

1.  $V_{in} = 0$  V while  $V_{out} = 1.0$  V initially

Initially  $M_1$  in sat.




← as  $t \rightarrow \infty$   
 $M_1$  in deep triode region  
 $I_D \rightarrow 0$



- Through the settling transient
  - The transistor current direction
  - The transistor operating region



## Switches – A Few Cases (II)

- ◆  $V_{th}$  of 0.3 V and  $V_{CK}$  goes from 0 V to 1 V
- 1.  $V_{in} = 0$  V while  $V_{out} = 1.0$  V initially
- 2.  $V_{in} = 0$  V while  $V_{out} = 0.3$  V initially



## Switches – A Few Cases (III)



- ◆  $V_{th}$  of 0.3 V and  $V_{CK}$  goes from 0 V to 1 V
- 1.  $V_{in} = 0$  V while  $V_{out} = 1.0$  V initially
- 2.  $V_{in} = 0$  V while  $V_{out} = 0.3$  V initially
- 3.  $V_{in} = 0.3$  V while  $V_{out} = 0$  V initially




- Through the settling transient
  - The transistor current direction
  - The transistor operating region

# Switches – A Few Cases (IV)

- ◆  $V_{th}$  of 0.3 V and  $V_{CK}$  goes from 0 V to 1 V
- 1.  $V_{in} = 0$  V while  $V_{out} = 1.0$  V initially
- 2.  $V_{in} = 0$  V while  $V_{out} = 0.3$  V initially
- 3.  $V_{in} = 0.3$  V while  $V_{out} = 0$  V initially
- 4.  $V_{in} = 1.0$  V while  $V_{out} = 0$  V initially




$$\frac{dV}{dt} = \frac{I}{C} = f(V_{gs}) = f(V_{DD} - V_{out})$$



## Switches – A Few Cases (IV)

- ◆  $V_{th}$  of 0.3 V and  $V_{CK}$  goes from 0 V to 1 V
- 4.  $V_{in} = 1.0$  V while  $V_{out} = 0$  V initially






- Through the settling transient
  - The transistor current direction
  - The transistor operating region

# On Resistance



- Can be viewed as a resistor equal to

$$R_{on} = \left( \mu C_{ox} \frac{W}{L} (V_{CK} - V_{in} - V_{th}) \right)^{-1}$$



$$H(s) = \frac{\frac{1}{sC}}{R + \frac{1}{sC}} = \frac{1}{1 + sRC}$$


- On-resistance and speed depend on the input level





Nonlinearity  
 Small-signal operation  
 bias point matters  
 (common-mode)  
 Large-signal operation  
 waveform distortion

# Using PMOS as Switch (I)

- ◆ VCK goes down to turn on the switch
- 1.  $V_{in} = 1.0\text{ V}$  while  $V_{out} = 0\text{ V}$  initially





① Initially  $M_1$  in saturation





# Using PMOS as Switch (II)

- ◆ VCK goes down to turn on the switch
- 2. Vin = 0 V while Vout = 1.0 V initially




$$R_{on,p} = \left( \mu C_{ox} \frac{W}{L} (V_{in} - 0V - |V_{thp}|) \right)^{-1}$$

# Pass Transistors

- ◆ **Transmission gates or Complementary switches**

- Complementary clock signals needed




$$R_{on,eff} = R_{on,n} \parallel R_{on,p}$$

$$= \left( \mu_n C_{ox} \frac{W}{L_n} (V_{DD} - V_{in} - V_{thn}) + \mu_p C_{ox} \frac{W}{L_p} (V_{in} - |V_{thp}|) \right)^{-1}$$

$$= \left( (\mu_p C_{ox} \frac{W}{L_p} - \mu_n C_{ox} \frac{W}{L_n}) V_{in} + \mu_n C_{ox} \frac{W}{L_n} (V_{DD} - V_{thn}) - \mu_p C_{ox} \frac{W}{L_p} |V_{thp}| \right)^{-1}$$

$$\Rightarrow \frac{\mu_p C_{ox,p} \frac{W}{L_p}}{\mu_n C_{ox,n} \frac{W}{L_n}} = 1 \Rightarrow \frac{\frac{W}{L_p}}{\frac{W}{L_n}} \approx \frac{\mu_n}{\mu_p}$$




- Can be sized so that the on-resistance is, to the first order, independent of the input level  $\rightarrow$   $V_{thp}$  and  $V_{thn}$  still vary due to body effect

# Charge Injection

◆ In order to reduce Ron and speed up the operation


- 1) Rail-to-rail clock signals needed
- 2) Large transistors
- 3) Smaller holding capacitor



inversion layer

$$Q = CV \quad \text{其中 } C = WL \cdot C_{ox}$$

$$Q_{ch} = WLC_{ox}(V_{DD} - V_{in} - V_{TH})$$




- Charge in the channel when ON

# Charge Injection

◆ In order to reduce Ron and speed up the operation


- 1) Rail-to-rail clock signals needed
- 2) Large transistors
- 3) Smaller holding capacitor



$$Q_{ch} = WLC_{ox}(V_{DD} - V_{in} - V_{TH})$$

$$\Delta V = \frac{K}{C_H} WLC_{ox}(V_{DD} - V_{in} - V_{TH})$$

- Charge in the channel when ON
- Causing a pedestal at the output when turning OFF




# ① Charge Injection

*WL ↓, CH ↑ direct trade off with speed*

◆ In order to reduce Ron and speed up the operation

- 1) Rail-to-rail clock signals needed
- 2) Large transistors
- 3) Smaller holding capacitor




$$Q_{ch} = WLC_{ox}(V_{DD} - V_{in} - V_{TH})$$

$$\Delta V_{max} = \frac{WLC_{ox}(V_{DD} - V_{in} - V_{TH})}{C_H}$$

- Charge in the channel when ON
- Causing a pedestal at the output when turning OFF

$$V_{out} = V_{in} \left( 1 + \frac{WLC_{ox}}{C_H} \right) - \frac{WLC_{ox}}{C_H} (V_{DD} - V_{TH})$$

- Sampling*
- Gain error and offset




②

# Clock Feedthrough


制程資料  $C_{ox}, C_{ov}$

- ◆ Clock transitions get coupled to  $V_{out}$  through overlap capacitance



$$\Delta V = -V_{CK} \frac{WC_{ov}}{WC_{ov} + C_H}$$

想要  $W \downarrow, C_H \uparrow$




- $\Delta V$  independent of  $V_{in}$

- ◆ Both charge injection and clock feedthrough trade-off with speed

# Charge Injection Cancellation (I)

## ◆ Dummy switch

- Injected charge can be removed by means of a second transistor



AS  $M_1$  turns OFF  $\Delta Q_1 = -K \cdot W_1 \cdot L_1 \cdot C_{ox} (V_{DD} - V_{in} - V_{th})$

$M_2$  turns ON (inversion layer formed in  $M_2$ )

$$\Delta Q_2 = -W_2 \cdot L_2 \cdot C_{ox} (V_{DD} - V_{in} - V_{th})$$

$$\Rightarrow \Delta Q_1 = \Delta Q_2$$


$$W_2 = K \cdot W_1$$

$$\text{with } K=0.5 \quad W_2 = 0.5 W_1$$

- However, it is hard to know the fraction of charge going towards  $V_{out}$

# Dummy Switch on Clock Feedthrough

- ◆ Also suppressed



with superposition

$$\Delta V_{out} = -V_{CK} \frac{C_{ov} \cdot W_1}{C_{ov} \cdot W_1 + 2 C_{ov} \cdot W_2 + C_H} + V_{CK} \frac{2 C_{ov} \cdot W_2}{C_{ov} \cdot W_1 + 2 C_{ov} \cdot W_2 + C_H}$$

如果比例是  $W_2 = 0.5 W_1$

$$\Delta V_{out} \rightarrow 0$$



# Charge Injection Cancellation (II)

- ◆ Complementary switch *pass transistor*
  - Charges from NMOS cancel partially with charges from PMOS

$$\text{net charge} = \Delta Q_N + \Delta Q_P$$

$$= -(W \cdot L)_n C_{oxn} (V_{DD} - V_{in} - V_{thn}) + (W \cdot L)_p C_{oxp} (V_{in} - |V_{thp}|)$$

$$= f(V_{in}) \text{ not necessary zero}$$

- Perfect cancellation for only one input level
- Not perfect cancellation for clock feedthrough

$C_{ovn} \neq C_{ovp}$ , nevertheless,  $W_n \neq W_p$  usually

