EE4280 Lecture 6: Phase-Locked Loops

Ping-Hsuan Hsieh (謝秉璇)

Delta Building R908 EXT 42590 phsieh@ee.nthu.edu.tw







Excessive Phase and Transfer Function

$$i \quad \omega(t) = \omega_0 + \int v_{cov} \cdot \delta V_{covi}(t)$$

$$V_{cuv}(t) \quad \text{oscillator} \quad V_0(t) \quad \text{fot all phase} \quad \phi(t) = \int \omega_0(t) \cdot dt + \phi_0 \quad \text{oxcessive phase} \quad \phi(t) = \int \omega_0(t) \cdot dt + \phi_0 \quad \text{oxcessive phase} \quad \phi_{ox}(t) = \int V_{cov} \cdot \delta V_{covi}(t) dt + \phi_0 \quad \psi_0(t) = \int V_{cov} \cdot \delta V_{covi}(t) dt + \phi_0 \quad \psi_0(t) = \int V_{cov} \cdot \delta V_{covi}(t) dt + \phi_0 \quad \psi_0(t) = \int V_{cov} \cdot \delta V_{covi}(t) dt + \phi_0 \quad \psi_0(t) = \int V_{cov} \cdot \delta V_{covi}(t) dt + \phi_0 \quad \psi_0(t) = \int V_{cov} \cdot \delta V_{covi}(t) dt + \phi_0 \quad \psi_0(t) = \int V_{covi} \cdot \delta V_{covi}(t) dt + \phi_0 \quad \psi_0(t) = \int V_{covi} \cdot \delta V_{covi}(t) dt + \phi_0 \quad \psi_0(t) = \int V_{covi} \cdot \delta V_{covi}(t) dt + \phi_0 \quad \psi_0(t) = \int V_{covi} \cdot \delta V_{covi}(t) dt + \phi_0 \quad \psi_0(t) = \int V_{covi} \cdot \delta V_{covi}(t) dt + \phi_0(t) = \int V_{covi} \cdot \delta V_{covi} \cdot \delta V_{covi}(t) + \phi_0(t) = \int V_{covi} \cdot \delta V_{covi}(t) + \phi_0(t) + \phi_0(t) = \int V_{covi} \cdot \delta V_{covi} \cdot \delta V_{covi}(t) + \phi_0(t) +$$



Phase-Locked Loops (I)

- Phase-locked loops are used to generate a well-defined clock from a reference source
- Wide range of applications
 - Clock generation and frequency synthesis
 - Generating a 10GHz clock from a 100MHz reference clock
 - Modulation/demodulation in wireless systems
 - Clock-and-data recovery
 - Extract clock frequency and optimum phase from incoming data stream
 - Skew cancellation
 - Phase aligning an internal clock to an I/O clock



Phase-Locked Loops (II)

EE 428

• A negative feedback system that compares and adjusts the output phase with the input phase





Phase Detector Example – XOR Gate (I)

digital gate



- Respond to both (rising and falling) edges
- As the phase difference keeps increasing ...



Basic PLL Topology

 A <u>low-pass filter</u> is used after the phase detector to extract the average PD output





Phase-Locked Loops in Steady State (II)



- The resulting phase error depends on the operating frequency
- To minimize phase error $\rightarrow K_{PD}K_{VCO}$ needs to be maximized
- About operating frequency...



- How does it look like for a phase jump?
- @ t₁ if open-loop



- How does it look like for a phase jump?
- @ t₁ with feedback loop



- How does it look like for a phase jump?
- With feedback loop



- How does it look like for a phase jump?
- With feedback loop







- *@ t*₁ the phase jump happens
- @ t₂ the frequencies are the same, but large phase error
- $@ t_3 ext{ the phase is the same, but frequency is not}$





Loop Dynamics (I)

 From previous examples, how fast the loop responses depends on the design of the low-pass filter

• Linear model of the PLL \rightarrow to derive the response from $\phi_{\text{ex,in}}$ to $\phi_{\text{ex,out}}$



• **Open-loop transfer function** (from phase \rightarrow voltage \rightarrow voltage \rightarrow phase)

$$H(s)|_{\text{open}} = K_{PD} \cdot \frac{1}{1 + \frac{s}{\omega_{LPF}}} \cdot \frac{K_{VCO}}{s} \quad 2 \text{ poles} \begin{pmatrix} \text{owe } @ PC \\ 0 \text{ le } @ \frac{1}{PC} \end{pmatrix}$$

Low-frequency gain approaches infinity [H(s)] → ∞ ∧ S → ∞ Ø

Loop Dynamics (II)

Closed-loop transfer function

$$H(s)|_{\text{closed}} = \frac{K_{PD}K_{VCO}}{\frac{s^2}{\omega_{LPF}} + s + K_{PD}K_{VCO}} = \frac{\text{Hopen}}{1 + \text{Hopen}} = \frac{\overline{\Phi}_{out}(s)}{\overline{\Phi}_{in}(s)}$$

- Low-frequency gain of unity 1
- → Output tracks the input phase well if input phase varies slowly
- → For input phase step, output phase eventually catches up

• In fact
$$\frac{\omega_{out}}{\omega_{in}}(s) = \frac{K_{PD}K_{VCO}}{\frac{s^2}{\omega_{LPF}} + s + K_{PD}K_{VCO}}$$
 the same transfir function

- Low-frequency gain of unity 1
- → Output tracks the input frequency well if input frequency varies slowly
- → For input frequency step, output frequency eventually catches up

Loop Dynamics (III)

Second-order transfer function

• If $\zeta > 1$, both poles are real \rightarrow the system is over damped

• If ζ <1, both poles are complex \rightarrow the step response can be written as

$$s_{1,2} = -\zeta \omega_n \pm \sqrt{(\zeta^2 - 1)\omega_n^2}$$
$$\omega_{out}(t) = \left[1 - \frac{1}{\sqrt{1 - \zeta^2}} e^{-\zeta \omega_n t} \sin(\omega_n \sqrt{1 - \zeta^2}t + \theta)\right] \Delta \omega u(t)$$

(the same behavior for response to phase step)

• Settling speed $\rightarrow \zeta \omega_n$ needs to be maximized

Loop Dynamics (IV)

• Damping factor ζ



$$\omega_n = \sqrt{\omega_{LPF} K_{PD} K_{VCO}}$$
$$\zeta = \frac{1}{2} \sqrt{\frac{\omega_{LPF}}{K_{PD} K_{VCO}}}.$$
$$\zeta \omega_n = \frac{1}{2} \omega_{LPF}$$

• For a preferred $\zeta \rightarrow \omega_n$ should be maximized for faster response $\rightarrow \omega_{LPF}$ and $K_{PD}K_{VCO}$ should be increased at the same time

→ Strict trade-offs between <u>response time</u>, <u>stability</u>, steady-state <u>ripple</u> & jitter, and steady-state phase error reference spor

