
EE4280 Lecture 2: Mismatch

Ping-Hsuan Hsieh (謝秉璇)

Delta Building R908

EXT 42590

phsieh@ee.nthu.edu.tw

Mismatch (I)

$W_0 = 1\mu m$ Even with one single device

Due to uncertainties in each step of the manufacturing process



For identical devices, random and microscopic variations lead to

- Mismatches in physical dimension
- Mismatches in threshold voltages

$W_1, W_2, W_3, \dots, W_{3m}$
 $W_0 + \Delta W_1, W_0 + \Delta W_2 \rightarrow \Delta W_{rms}^2$

over the entire sample space

differential structure



two devices involved

Considering mismatch ΔW_{12}

$$\Delta W_{12} = (W_1 - W_2) = \Delta W_1 - \Delta W_2$$

$$\overline{\Delta W_{12}} = 0$$

$$\overline{\Delta W_{12}^2} = \overline{(\Delta W_1 - \Delta W_2)^2}$$

To study mismatch of devices:

1. Identify and formulate the mechanisms leading to mismatches
2. Analyze the impact on circuit performance $= \text{avg}(\Delta W_{12}^2)$

→ Techniques to suppress the impact from mismatches

$$= 2 \cdot \Delta W_{rms}^2 - 2 \cdot \overline{\Delta W_1 \Delta W_2}$$

$$\sigma_{W_{12}, rms}^2 = 2 \cdot \sigma_{W, rms}^2 = 2 \cdot \overline{\sigma_{W_1} \cdot \sigma_{W_2}}$$

★

for $\overline{\sigma_{W_1} \cdot \sigma_{W_2}}$: if M_1 and M_2 are totally uncorrelated

$$\overline{\sigma_{W_1} \cdot \sigma_{W_2}} = 0$$

$$\sigma_{W_{12}, rms} = \sqrt{2} \cdot \sigma_{W, rms}$$

What if we can increase the correlation between the two

so that $\overline{\sigma_{W_1} \cdot \sigma_{W_2}} \rightarrow \overline{\sigma_{W_1}^2}$

then $\sigma_{W_{12}, rms}^2 \rightarrow 0$

Mismatch (II)

For a transistor operating in saturation region

$$I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2$$

$$\sigma_{LB} = \frac{\sigma_{L1} + \sigma_{L2}}{2}$$

$$\overline{\sigma_{LB}^2} = \frac{1}{4} (\overline{\sigma_{L1}^2} + \overline{\sigma_{L2}^2} + \underbrace{2\sigma_{L1}\sigma_{L2}}_{\text{wavy line}})$$


$(2\sigma_{L1}\sigma_{L2} \rightarrow \emptyset)$
 $\sigma_{LB, rms} = \frac{1}{\sqrt{2}} \sigma_{LA, rms}$

Device #A


Device #B

All mismatches decreases as the area of the transistor WL increases

- Random variations experience greater averaging \star if L_1 & L_2 uncorre.



$$L_A = L_0 + \sigma_{LA}$$



$$L_B = L_0 + \sigma_{LB}$$

$$= \frac{L_1 + L_2}{2} = \frac{L_0 + \sigma_{L1} + L_0 + \sigma_{L2}}{2}$$

$$= L_0 + \frac{\sigma_{L1} + \sigma_{L2}}{2}$$

depends on factory

Can be extended to other device parameters

$$\frac{\Delta V_{TH}}{V_{TH}} = \frac{A_{VTH}}{\sqrt{WL}} \quad \Delta \left(\mu C_{ox} \frac{W}{L} \right) = \frac{A_K}{\sqrt{WL}}$$

σ_{LB} , error of the wider tran.

\star if L_1 & L_2 uncorre.

\star if L_1 & L_2 highly corre. then $L_1 = L_2$

$$\rightarrow \sigma_{LB, rms} = \sigma_{LA, rms}$$

DC Offset

non-zero error







With perfect symmetry $V_{out} = 0$ when $V_{in} = 0$

amplifier chain

With mismatches $V_{OS,out} \neq 0$ when $V_{in} = 0$


noise offset

linearity





offset/noise in the first amp. is more critical than offset/noise of the following stages


- May saturate the following stages
- Degrade the precision with which signals can be measured





Comparator (ADC, mixed-signal ckt)



high-gain amplifier
diff. pair




$V_{ref} = 0$



DC Offset of a differential pair

- ◆ To calculate the input-referred offset




$$V_{out} = 0 \Rightarrow I_D R_D = (I_D + \Delta I_D)(R_D + \Delta R) = I_D \cdot R_D \left(1 + \frac{\Delta I}{I}\right) \left(1 + \frac{\Delta R}{R}\right)$$

$$V_{OS, in} = V_{GS1} - V_{GS2}$$

$$\approx I_D R_D \left(1 + \frac{\Delta I}{I} + \frac{\Delta R}{R}\right)$$

$$= V_{TH1} + V_{ov1} - (V_{TH2} + V_{ov2}) \Rightarrow \frac{\Delta I}{I} = -\frac{\Delta R}{R}$$

$$= -\Delta V_{TH} + \sqrt{\frac{I_{D1}}{\mu C_{ox} \left(\frac{W}{L}\right)_1}} - \sqrt{\frac{(I_D + \Delta I)}{\mu C_{ox} \left(\frac{W}{L} + \Delta \frac{W}{L}\right)}}$$



$$\approx -\Delta V_{TH} + \sqrt{\frac{I_D}{\mu C_{ox} \left(\frac{W}{L}\right)} \cdot \left(1 - \left(1 + 0.5 \frac{\Delta L}{L}\right) \left(1 - 0.5 \frac{\Delta W}{W}\right)\right)}$$

$$= -\Delta V_{TH} + \sqrt{\frac{I_D}{\mu C_{ox} \left(\frac{W}{L}\right)} \left(-0.5 \frac{\Delta L}{L} + 0.5 \frac{\Delta W}{W}\right)}$$

$$= -\Delta V_{TH} + \frac{V_{ov}}{2} \left(\frac{\Delta W}{W} - \frac{\Delta L}{L}\right) \Rightarrow -\Delta V_{TH} + \frac{V_{ov}}{2} \left(\frac{\Delta W}{W} + \frac{\Delta R}{R}\right)$$

DC Offset of a differential pair

- ◆ To calculate the input-referred offset

$$\overline{V_{OS,in}^2} = \left(\frac{V_{GS} - V_{TH}}{2} \left[\frac{\Delta R_D}{R_D} + \frac{\Delta(W/L)}{(W/L)} - \Delta V_{TH} \right] \right)^2$$

① ΔV_{TH} has a direct impact on $V_{OS,in}$

- Depends on device mismatches and bias conditions
- ◆ Offset can be viewed as low-frequency noise
- Similar to noise, larger g_{m1} suppresses input-referred offset voltage

② $V_{ov} \downarrow$
 We want $W/L \uparrow$
 $g_m \uparrow$

- ◆ Variance:

$$V_{OS,in,rms} = \sqrt{\left(\frac{V_{ov}}{2} \left(\frac{\Delta R_{rms}}{R_D} \right) \right)^2 + \left(\frac{V_{ov}}{2} \right)^2 \left(\frac{\Delta W_{rms}}{W} \right)^2 + \Delta V_{TH,rms}^2}$$


↑ Sample Space

- ◆ Consider only transistor mismatch, for $I_{D1} = I_{D2}$

Current mismatch in current mirror ★

- ◆ Consider nominally identical transistors (M_1 and M_2) and neglect r_o

Goal: Calculate $\frac{\Delta I}{I}$
 as a result of ΔW .



W $W + \Delta W$
 V_{TH} $V_{TH} + \Delta V_{TH}$
 I_D $I_D + \Delta I$
 (REF)

$$I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2$$

$$= f\left(\mu C_{ox}, \frac{W}{L}, V_{GS}, V_{th}\right)$$

total differential

$$\Delta y = \frac{\partial f}{\partial x_1} \Delta x_1 + \frac{\partial f}{\partial x_2} \Delta x_2 + \dots$$

$$\Delta I_D = \frac{\partial I_D}{\partial (W/L)} \Delta \left(\frac{W}{L}\right) + \frac{\partial I_D}{\partial (V_{GS} - V_{TH})} \Delta (V_{GS} - V_{TH})$$

(gain) sensitivity of cur. to W .

- ◆ From output current point of view

- Smaller g_m required to suppress the mismatch
- The same for noise current


$$\Delta I = \left(\frac{1}{2} \mu C_{ox} V_{ov}^2\right) \cdot \Delta \left(\frac{W}{L}\right) + \left(\mu C_{ox} \frac{W}{L} V_{ov}\right) \cdot \Delta V_{ov}$$

$$\Rightarrow \frac{\Delta I}{I} = \frac{\Delta \left(\frac{W}{L}\right)}{\left(\frac{W}{L}\right)} - 2 \frac{\Delta V_{TH}}{V_{ov}}$$


size err. impact directly on ΔI

Offset Cancellation Techniques

- ◆ Add two voltage sources in series with V_{out}




- ◆ Use output series capacitors C_1 and C_2
 - With stored charges that corresponds to $V_{OS,out}$




Output Offset Storage

- ◆ How to store the required charge on C_1 and C_2 ?



* During Normal Operation



$$\frac{0V_{out}}{0V_{in}} = A \frac{C_2}{C_2 + C_{in}}$$

