

---

# **EE4280 Lecture 8: Switched-Capacitor Circuits**

---

**Ping-Hsuan Hsieh (謝秉璇)**


**Delta Building R908**

**EXT 42590**

**[phsieh@ee.nthu.edu.tw](mailto:phsieh@ee.nthu.edu.tw)**


# One Switched-Capacitor Circuit Example

- ◆ **Some capacitors**
- ◆ **Some switches**
  - Control signals needed
  - Typically 180° out-of-phase
  - Two-phase operation
- ◆ **An operational amplifier**
  - High voltage gain
  - Differential input
  - Single-ended output





# One Switched-Capacitor Circuit Example

- ◆ **Some capacitors**
- ◆ **Some switches**
  - Control signals needed
  - Typically 180° out-of-phase
- Two-phase operation




- ◆ **An operational amplifier**
  - High voltage gain
  - Differential input
  - Single-ended output




# Operations - Phase #1

- ◆ S1 and S2 are ON



# Operations - Phase #1

- ◆ **S1 and S2 are ON**
  - S2 provides a unity-gain feedback



# Operations – Phase #1



- ◆ **S1 and S2 are ON**
  - S2 provides a unity-gain feedback
  
- The negative input port transient
- Once reaching steady state
  - Virtual ground or virtual short
  - No current flowing into input
  - No voltage across C2

# Operations - Phase #1

- ◆ **S1 and S2 are ON**


- S1 connects C1 to  $V_{in}$  → sampling  $V_{in}$  across C1

→ Sampling Phase



## Operation - Phase #2


- ◆ S1 and S2 gets turned **OFF**
- ◆ S3 is then turned **ON**







## Operation - Phase #2

- ◆ **S1 and S2 gets turned OFF**
  - Charges remain on capacitors
- ◆ **S3 is then turned ON**
  - Pull the left plate of C1 from  $V_{in}$  to ground



## Operation - Phase #2


- ◆ **S1 and S2 gets turned OFF**
    - Charges remain on capacitors
  - ◆ **S3 is then turned ON**
    - Pull the left plate of C1 from  $V_{in}$  to ground
- Charge gets transferred
- Amplification Phase



- ◆ Non-inverting amplifier
- ◆ Sampling timing
- ◆ Stability considerations

## Continuous-Time Example

- ◆ To amplify the input signal with resistive feedback
  - Ideal voltage gain




## Continuous-Time Example

- ◆ **To amplify the input signal with resistive feedback**

- Ideal voltage gain

- ◆ **A few more details:**

- Voltage sensing – current feedback
- Loading effect on open-loop gain  
(when considering  $R_{out}$  of opamp)





# Continuous-Time Example

- ◆ To amplify the input signal with resistive feedback

- Ideal voltage gain


- ◆ A few more details:

- Voltage sensing – current feedback
- Loading effect on open-loop gain (when considering  $R_{out}$  of opamp)
- $R_2$  flows current that comes from  $R_{out}$
- Degrading voltage gain from  $V_x$  to  $V_{out}$



## With Capacitive Feedback


- ◆ Loading effect can be avoid
- ◆ Need a mechanism to set the bias point of  $V_x$



- ◆ Transfer function and Bode plot
- ◆ Accuracy


# Switches

- ◆ **During the sampling phase**
  - Hoping  $V_A$  to be exactly the same as  $V_{in}$



# Switches

- ◆ During the sampling phase




- With  $V_{CK}$  of some high value,  $V_{th}$  of 0.3 V, and  $V_{in}$  of 0.3 V
- Once reaching steady state
  - $V_{out}$
  - The transistor current
  - The transistor operating in
- With  $V_{CK}=0$



## Switches – A Few Cases (I)

◆  $V_{th}$  of 0.3 V and  $V_{CK}$  goes from 0 V to 1 V


1.  $V_{in} = 0$  V while  $V_{out} = 1.0$  V initially



- Through the settling transient
  - The transistor current direction
  - The transistor operating region


## Switches – A Few Cases (II)

- ◆  $V_{th}$  of 0.3 V and  $V_{CK}$  goes from 0 V to 1 V
  1.  $V_{in} = 0$  V while  $V_{out} = 1.0$  V initially
  2.  $V_{in} = 0$  V while  $V_{out} = 0.3$  V initially



## Switches – A Few Cases (III)


- ◆  $V_{th}$  of 0.3 V and  $V_{CK}$  goes from 0 V to 1 V
  1.  $V_{in} = 0$  V while  $V_{out} = 1.0$  V initially
  2.  $V_{in} = 0$  V while  $V_{out} = 0.3$  V initially
  3.  $V_{in} = 0.3$  V while  $V_{out} = 0$  V initially



- Through the settling transient
  - The transistor current direction
  - The transistor operating region


## Switches – A Few Cases (IV)

- ◆  $V_{th}$  of 0.3 V and  $V_{CK}$  goes from 0 V to 1 V
- 1.  $V_{in} = 0$  V while  $V_{out} = 1.0$  V initially
- 2.  $V_{in} = 0$  V while  $V_{out} = 0.3$  V initially
- 3.  $V_{in} = 0.3$  V while  $V_{out} = 0$  V initially
- 4.  **$V_{in} = 1.0$  V while  $V_{out} = 0$  V initially**



## Switches – A Few Cases (IV)

- ◆  $V_{th}$  of 0.3 V and  $V_{CK}$  goes from 0 V to 1 V
- 4.  $V_{in} = 1.0$  V while  $V_{out} = 0$  V initially




- Through the settling transient
  - The transistor current direction
  - The transistor operating region

# On Resistance

- ◆ Can be viewed as a resistor equal to


$$R_{on} =$$



- On-resistance and speed depend on the input level


## Using PMOS as Switch (I)

- ◆ VCK goes down to turn on the switch
- 1.  $V_{in} = 1.0\text{ V}$  while  $V_{out} = 0\text{ V}$  initially



## Using PMOS as Switch (II)

- ◆ VCK goes down to turn on the switch
- 2.  $V_{in} = 0\text{ V}$  while  $V_{out} = 1.0\text{ V}$  initially




$$R_{on,p} =$$



# Pass Transistors

- ◆ **Transmission gates or Complementary switches**
  - Complementary clock signals needed

$$R_{on,eff} = R_{on,n} \parallel R_{on,p}$$




- Can be sized so that the on-resistance is, to the first order, independent of the input level →  $V_{thp}$  and  $V_{thn}$  still vary due to body effect

# Charge Injection

- ◆ **In order to reduce Ron and speed up the operation**

- 1) Rail-to-rail clock signals needed
- 2) Large transistors
- 3) Smaller holding capacitor

$$Q_{ch} = WLC_{ox}(V_{DD} - V_{in} - V_{TH})$$




- Charge in the channel when ON

# Charge Injection

◆ In order to reduce  $R_{on}$  and speed up the operation

- 1) Rail-to-rail clock signals needed
- 2) Large transistors
- 3) Smaller holding capacitor



$$Q_{ch} = WLC_{ox}(V_{DD} - V_{in} - V_{TH})$$


$$\Delta V = \frac{WLC_{ox}(V_{DD} - V_{in} - V_{TH})}{C_H}$$

- Charge in the channel when ON
- Causing a pedestal at the output when turning OFF

# Charge Injection

◆ In order to reduce  $R_{on}$  and speed up the operation

- 1) Rail-to-rail clock signals needed
- 2) Large transistors
- 3) Smaller holding capacitor




$$Q_{ch} = WLC_{ox}(V_{DD} - V_{in} - V_{TH})$$

$$\Delta V = \frac{WLC_{ox}(V_{DD} - V_{in} - V_{TH})}{C_H}$$

- Charge in the channel when ON
- Causing a pedestal at the output when turning OFF


$$V_{out} = V_{in} \left( 1 + \frac{WLC_{ox}}{C_H} \right) - \frac{WLC_{ox}}{C_H} (V_{DD} - V_{TH})$$

- Gain error and offset



# Clock Feedthrough

- ◆ Clock transitions get coupled to  $V_{out}$  through overlap capacitance




- $\Delta V$  independent of  $V_{in}$
- ◆ Both charge injection and clock feedthrough trade-off with speed

# Charge Injection Cancellation (I)

- ◆ **Dummy switch**


- Injected charge can be removed by means of a second transistor



- However, it is hard to know the fraction of charge going towards  $V_{out}$

# Dummy Switch on Clock Feedthrough

- ◆ Also suppressed



## Charge Injection Cancellation (II)

- ◆ **Complementary switch**

- Charges from NMOS cancel partially with charges from PMOS

- Perfect cancellation for only one input level
- Not perfect cancellation for clock feedthrough

