- 1.
- Neglect other capacitances. In the following circuit, stage<sub>1</sub> and stage<sub>3</sub> are twice "wider" than stage<sub>2</sub> and stage<sub>4</sub>. Therefore, compared to stage<sub>24</sub>, a) the differential pairs of stage<sub>13</sub> exhibit twice larger g<sub>m</sub>, b) the load resistance is twice smaller, c) the input capacitance is twice larger (as shown in the figure), and d) the tail current is twice larger.



- 1a) Plot the small-signal transfer functions (Bode plot both magnitude and phase) for stage1 and stage2. Indicate the low-frequency values (both magnitude and phase) and the locations of poles.
- a. stage1:  $H_1(s) = \frac{-(2g_m)(R/2)}{1+s(R/2)(C)} = \frac{-g_m R}{1+s/\omega_{10}}$ ,  $\omega_{10} = \frac{2}{RC}$



1b) Determine the minimum required low-frequency gain per stage that guarante oscillation.

b. 
$$H(s) = \left(\frac{-g_m R}{1 + s\frac{RC}{2}}\right) \left(\frac{-g_m R}{1 + s^{2}RC}\right) \left(\frac{-g_m R}{1 + s\frac{RC}{2}}\right) \left(\frac{-g_m R}{1 + s^{2}RC}\right) = -(g_m R)^4 \left(\frac{1}{1 + s\frac{RC}{2}}\right)^2 \left(\frac{1}{1 + s^{2}RC}\right)^2$$
$$\angle H(\omega_{OSC})_{open} = -180^{\circ} \times 5 - 2 \operatorname{atan} \left(\omega_{OSC} \frac{RC}{2}\right) - 2 \operatorname{atan} \left(\omega_{OSC} 2RC\right) = 0^{\circ}$$
$$\Rightarrow \operatorname{atan} \left(\omega_{OSC} \frac{RC}{2}\right) + \operatorname{atan} \left(\omega_{OSC} 2RC\right) = 90^{\circ} \Rightarrow \omega_{OSC} = \frac{1}{RC}$$
$$|H(\omega_{OSC})| = (g_m R)^4 \left(\sqrt{1 + 2^2}\right)^{-2} \left(\sqrt{1 + 0.5^2}\right)^{-2} = \frac{4}{25} (g_m R)^4 = 1$$
$$\Rightarrow g_m R = 1.58$$

- 1c) Calculate the oscillation frequency in terms of R and C. How much <u>additional</u> <u>phase shift</u> do stage<sub>1</sub> and stage<sub>2</sub> contribute at the oscillation frequency?
- c. Oscillation frequency ( $\omega_{OSC}$ ) is 1/RC.

Additional phase shift of stage1 is  $\operatorname{atan}\left(\omega_{OSC}\frac{RC}{2}\right) = 26.56^{\circ}$ 

Additional phase shift of stage2 is  $atan(\omega_{OSC}2RC) = 63.44^{\circ}$ 

**1d)** If the circuit is at the edge of oscillation (the swings are quite small), and the oscillation swing of VOUT,A is "A0", what is the oscillation swing of VOUT,B?

d. 
$$V_{OUT,A} = A_0 \rightarrow V_{OUT,B} = A_0 |H_2(\omega_{OSC})| = A_0 \left(\frac{g_m R}{\sqrt{1+0.5^2}}\right) = 0.89 A_0 g_m R$$

2.

Following the previous question, use **HSpice** to design the ring oscillator with the following specifications and conduct the necessary simulations.

 $V_{DD}$ =1.8 V and common-mode of of 1.0 V for all the oscillation signals. Use ideal current sources of 500  $\mu$ A for  $I_{SS}$ , (and 1 mA for 2× $I_{SS}$ ). Design the oscillator with an operating frequency of 1 GHz (by adding proper values of *C* and 2*C*).

- 2a) Design each stage with the low-frequency gain of 5 times the value calculated in
  1b). Report the capacitance added and the transistor sizes used. Plot ac response (Bode plot both magnitude and phase) for stage<sub>1</sub> and stage<sub>2</sub>. Indicate the low-frequency values (both magnitude and phase) and the locations of poles.
- a. We know that  $I_{SS} = 500 \mu A = 2I_{d2}$  and  $V_{out,CM} = 1V$ , then we can get

$$R = \frac{V_{dd} - V_{out,CM}}{I_{d2}} = 3200 \,\Omega$$

Bandwidth = 1GHz, RC =  $\frac{1}{2\pi f} = \frac{1}{2\pi(1G)} = 7.96 \times 10^{-11} \Rightarrow C = 50.8 \text{fF}$ 

Specification

Element	Value	
Stage 1 (M11, M12, M31, M32)	(60µm/0.18µm)	
Stage 2 (M21, M22, M41, M42)	(30µm/0.18µm)	
R	3200 Ω	
С	50.8 fF	
I <sub>SS</sub>	500 μA	
Gain of each stage	7.99 (18.1dB)	
Input Common-mode	1 V	
V <sub>out</sub>	1 V	



- The gain I designed is 7.99, which is close to 5 times value of minimum required low-frequency gain.
- For Stage 1, we expect that the -3dB gain would locate at 2GHz, and it shows up at 1.13GHz in the simulation. For Stage 2, we expect that the -3dB gain would locate at 500MHz, and it shows up at 525MHz in the simulation.
  - This is because we ignore the parasitic capacitance and channellength modulation in calculation.

- 2b) Connect all four stages into a ring for oscillation. Perform transient simulations, and make sure that the waveforms settle. Use "<u>.option accurate</u>" in your simulation. Set the time step to less than 1 ps.
- b. Use ".option DELMAX" to set the time step to less than 1 ps.
- 2c) Plot all 8 oscillation waveforms into one figure (on the same row) for at least 2 but no more than 3 periods in steady state. Mark the oscillation amplitudes of stage1 and stage2. Measure the additional phase shift stage1 and stage2 contribute.
- c. Simulation



All 8 oscillation waveforms

Additional phase shift = 180° - total phase shift in one period Then, we can get the additional phase shift is 29.30°.



Period of each signal = 1.29n

total phase shift =  $\frac{\Delta t}{T} \times 360^{\circ} = \frac{5.02n - 4.14n}{1.29n} \times 360^{\circ} = 245.58^{\circ}$ 

- Additional phase shift = 180° total phase shift in one period Then, we can get the additional phase shift is 65.58°.
- **2d)** Comment (with concrete arguments) on any difference between the simulation results and the prediction from analysis (from previous questions).

#### d. Comment

- Hand-calculation
  Additional phase shift of stage1 is 26.56°
  Additional phase shift of stage2 is 63.44°
- Simulation
  Additional phase shift of stage1 is 29.30°
  Additional phase shift of stage2 is 65.58°
- Comment
  - The simulated values of -3dB gain both in stage 1 and stage 2 are lower than the expected values. This is because we ignore the parasitic capacitance and channel-length modulation in calculation.
  - Due to ignoring the parasitic capacitance and channel-length modulation in calculation, we got the larger values of additional phase shift in each stage in the simulation.

3.

- 3) Design a VCO based on the previous question. But this time, make all stages the same (instead of stage1 and stage3 twice "wider" than stage2 and stage4).
- Use the same size for all stages. •
- Change the load resistors using PMOS transistors that operate in triode region.
- Use ideal current sources of 500 µA for Iss.
- Design the oscillator so that with a control voltage of 0.6 V, the operating frequency is **300 MHz**, and the common mode is 1.4 V for all the oscillation signals. You may need to add additional capacitors for C.
- Size the NMOS transistors large enough so that the oscillation amplitude is large • and the tail current steers fully when oscillating.
- 3a) Report the transistor sizes (both NMOS and PMOS) and the capacitor size.

a.

Element	Value	
Stage NMOS (M11n, M12n)	(50µm/0.18µm)	
Stage PMOS (M11p, M12p)	(3.4µm/0.18µm)	
С	200 fF	
I <sub>SS</sub>	500 μA	
Gain of each stage	8.15 (18.5dB)	
Frequency of -3dB Gain	300 MHz	
Input Common-mode	1.4 V	
Output Common-mode	1.398 V	

Specification

#### Waveview of each stage

-1.54624g -32.9394g

70.4263g

0.

0.



0.

0.

-246.091x

-5.24247g

11.2087g



# This result shows that the maximum current flows into M11n and M12n (NMOS) are 503 μA and 492 μA, and the minimum current flows into M11n and M12n (NMOS) are 7.58 μA and 8.22 μA. This also shows that the tail current steers fully when oscillating.

3b) Plot VCO frequency vs. V<sub>ctrl</sub> (for V<sub>ctrl</sub> from 0 V to 1.0 V with step of 0.1 V). What is the V<sub>ctrl</sub> value for 500 MHz? Estimate the VCO gain (K<sub>VCO</sub>) at frequency of 500 MHz.

### b. VCO frequency vs. Vctrl

Vctrl_val	gain	gain (dB)	gain-3dB
0	3.4328	10.7131	7.28E+08
0.1	3.6819	11.3214	6.78E+08
0.2	4.0031	12.0479	6.24E+08
0.3	4.4367	12.9412	5.62E+08
0.4	5.0631	14.0884	4.93E+08
0.5	6.0764	15.673	4.10E+08
0.6	8.1461	18.219	3.06E+08
0.7	12.0564	21.6244	2.00E+08
0.8	6.78E-03	62.1989	2.57E+08
0.9	5.76E-03	231.7843	1.4125
1	6.35E-03	230.9334	1.4125

## VCO frequency vs. Vctrl



We can estimate the VCO gain at frequency 500 MHz is 0.37 V.



**3c)** Plot all 8 oscillation waveforms (at 500 MHz) into one figure (on the same row) for at least 2 but no more than 3 periods <u>in steady state</u>. Measure the phase difference between stage4 and stage1, as well as between stage1 and stage2.

# c. Simulation





9