

Self-biased cross-coupled low-cost fully-differential CMOS operational amplifier

C.-L. Chen and Y.-C. Chang

A low-cost fully-differential operational amplifier (opamp) using a novel self-biased cascode output stage and cross-coupled input stage is proposed. Fabricated in only an $84 \times 67 \mu\text{m}^2$ area with TSMC $0.35 \mu\text{m}$ technology, and loaded with more than 100 pF capacitance, the opamp possesses 60 dB DC gain, $3 \text{ V}/\mu\text{s}$ slew rate, 7.8 MHz unity-gain bandwidth, and -48 dB total harmonic distortion.

Introduction: To obtain such high-performance requirements as high driving ability, low output resistance, high-frequency bandwidth, and effective gain enhancement via gain boosting for a specific application, an amplifier usually comprises a large area of phase compensation and biasing circuits configured with large aspect-ratio transistors and large area passives. Therefore in a mixed-signal SoC the analogue part usually occupies a large portion of the die area. However the cost, i.e. as in [1–3], limit their range of application in various fields. In this Letter we propose an opamp with high quality of performance regarding issues such as DC gain, slew rate, settling time, total harmonic distortion (THD) and phase-margin, while the area cost of the opamp is much less than that of state-of-the-art opamps. The proposed opamp can, generically, have greater application to different fields, especially for mixed-signal SoCs.

Proposed circuit: The proposed high-quality small-area opamp uses class-AB architecture (see Fig. 1). Transistors M1 to M4 constitute the class-AB cross-coupled input stage. We use a gain stage [4, 5] comprising transistors M5 to M12 to enhance the current gain of the input stage rather than using level shifters with diode-connected load that consumes large quiescent current and dissipates much power. In the proposed circuit, the gate-to-source voltage differences of transistor pairs (M6, M7) and (M10, M11) are the differential inputs to the cross-coupled input stage constituted by M1 to M4. Therefore, the gate-to-source voltage (V_{gs}) differences of pairs (M1, M4) and (M2, M3) are increased to obtain high differential transconductances (g_m 's) of the input stage and thus high voltage gain is obtained when these differential currents flow through the cascoded output stage constituted by transistors M13 to M20. To control the quiescent current and to reduce power dissipation, the biasing voltage at the gates of M5 and M9 are tuned to obtain small quiescent currents $I_{ds6} = I_{ds7}$ and $I_{ds10} = I_{ds11}$ [4]. For the output cascoded transistors, M13 and M17 dominate the total power consumption. With careful biasing and aspect-ratio tuning, the objective of low cost and high performance is achieved.




Fig. 1 Proposed self-biased opamp circuit

For the output resistance, seen from one output end is a cascoded configuration. Using the half circuit concept, the common source node of input devices M1(M2) and M4(M3) is virtual grounded. In this way, we have the output resistance as follows:

$$R_{out} = \left\{ \left[1 + (g_{m18} + g_{mb18})r_{o18} \right] (r_{o17} // r_{o2}) + r_{o18} \right\} // \left\{ \left[1 + (g_{m19} + g_{mb19})r_{o19} \right] r_{o20} + r_{o19} \right\} + \left\{ \left[1 + (g_{m19} + g_{mb19})r_{o19} \right] (r_{o20} // r_{o4}) + r_{o19} \right\} // \left\{ \left[1 + (g_{m18} + g_{mb18})r_{o18} \right] (r_{o17}) + r_{o18} \right\} \quad (1)$$

For the total transconductance G_m , both the serial connections of M1, M4 and M2, M3 contribute to the output end out1. Since $g_{m1} = g_{m2}$ and $g_{m3} = g_{m4}$, we have the total transconductance as

$$G_m = 2(g_{m1} + g_{m4}) \quad (2)$$

By the linear circuit lemma [6], the DC gain of the proposed opamp is

$$A_v = G_m \cdot R_{out} \quad (3)$$

We see that the transconductance is quadrupled if $g_{m1} (g_{m2}) \cong g_{m4} (g_{m3})$. Consequently, the total voltage gain obtained in one end is about four times greater than the voltage gain of a cascode common source configuration. Therefore, an additional 12 dB is obtained from the proposed configuration compared with a cascode common source amplifier. To save the circuit area occupied by biasing circuits, we configure the opamp as in Fig. 1 so that internal nodes can provide gate voltages of cascode output stages (M13 to M20) at both ends, we call this ‘self-biasing’. In this way, the linearity of the self-biasing circuit configuration is increased. Compared with [1] and [2], we find that even using small and fewer devices, the proposed opamp performs DC gain just as well and even better regarding some characteristics. In our circuit configuration, the channel widths of cross-coupled input devices M1 and M2 are $240 \mu\text{m}$, and those of M3 and M4 are $150 \mu\text{m}$. The gain stage for level shifting and outputs use transistors smaller than $60 \mu\text{m}$ in width. The other transistors are all smaller than $30 \mu\text{m}$ wide, the smallest being $4 \mu\text{m}$ wide. The total area of the fabricated chip is $84 \times 67 \mu\text{m}^2$, which is less than one-tenth of the state-of-art opamp’s. In other words, with small circuit area and small bias current, the proposed operational amplifier is very cost-effective.

Table 1: Comparisons of characteristics of proposed opamp with state-of-the-art opamps

	Proposed 1 external biasing	Proposed 2 internal biasing	[7]	[1]	[3]
Power supply	$V_{dd} = 3.3 \text{ V}$ $V_{ss} = 0 \text{ V}$	$V_{dd} = 3.3 \text{ V}$ $V_{ss} = 0 \text{ V}$	$V_{dd} = 1.5 \text{ V}$, $V_{ss} = -1.5 \text{ V}$	$V_{dd} = 1.5 \text{ V}$, $V_{ss} = 0 \text{ V}$	$V_{dd} = 5 \text{ V}$ $V_{ss} = 0 \text{ V}$
Gain	66 dB	60 dB	> 63 dB	65 dB	71 dB*
Bandwidth	11.5 MHz at 100 pF load	7.8 MHz at 100 pF load	8 MHz at 35 pF	300 kHz at 100 pF load	13 MHz at 20 pF load
Phase margin	50°	67°	N/A	80°	73°
THD	-40 dB at $1V_{p-p}$ 1 kHz (100 pF load)	-48 dB at $1V_{p-p}$ 1 kHz (100 pF load)	N/A	-48 dB at $1V_{p-p}$ 1 kHz (100 pF load)	-59 dB at 1 kHz (10 pF load)
Slew rate at 20 pF	34.5 V/ μs	28.1 V/ μs	N/A	N/A	10 V/ μs
At 35 pF	19.9 V/ μs	16.3 V/ μs	> 10.2 V/ μs	N/A	N/A
At 100 pF	7 V/ μs	5.7 V/ μs	N/A	0.4 V/ μs	N/A
Settling time at 20 pF	427 ns at $\pm 0.1\%$	458 ns at $\pm 0.1\%$	N/A	N/A	N/A
At 35 pF	713 ns at $\pm 0.1\%$	776 ns at $\pm 0.1\%$	< 220 ns at $\pm 0.1\%$	N/A	N/A
At 100 pF	1.78 ns at $\pm 0.1\%$	2.1 μs at $\pm 0.1\%$	N/A	N/A	N/A
Die area μm^2	< 100×100 (10000)	84×67 (5628)	280×218 (61040)	N/A	$\sim 300 \times 180$ (54000)
Process	0.35 μm	0.35 μm	1.2 μm	N/A	1 μm
Power	2.9 mW	2.2 mW	0.7 mW	0.2 mW	1 mW

Measurement results and comparisons: To measure the transient response of the proposed opamp, we configure the input and output connections with adequate passives outside the dual-in-line package of the test chip. In addition to the capacitances from the pad package, the probe, and the breadboard, the output of the proposed opamp has 20, 35 and 100 pF explicit capacitance loads, respectively. As summarised in Table 1, the experiments relating to the proposed opamp are classified into ‘external’ and ‘self-biasing’ categories. With 100 pF load, the external biased opamp has a DC gain of 66 dB and unity-gain frequency of 11.5 MHz. The measured performance of the self-biased opamp is close to that in [3] but it is much higher in slew rate. Using $3 V_{p-p}$ 2 kHz as input and with additive 20 pF capacitance, the measured slew rate is $16.5 \text{ V}/\mu\text{s}$, which outperforms the one in [3]. When 100 pF explicit capacitance is used as load in addition to the package and environmental parasitics, the driving ability shown in Fig. 2c is more than $3 \text{ V}/\mu\text{s}$ and the proposed opamp still outperforms that of $0.4 \text{ V}/\mu\text{s}$ in [1]. We further make comparison with [7], which utilises level shifters to save power consumption and to obtain high

current output. In addition to circuit area, the unity-gain bandwidth and slew rate of the proposed amplifier are superior to those in [7]. For the measurement results of the unit-gain configuration, given $1.5\text{ V} \pm 1V_{p-p}$ 4 kHz sine wave as input for V_{in-} and DC 1.5 V for V_{in+} , without additive capacitance load, the measured sine wave is as shown Fig. 2a and the FFT spectrum is as in Fig. 2b.




Fig. 2 Measurement of unity gain configuration

a When V_{in} input fed with $1.5\text{ V} \pm 1\text{ V}_{p-p}$ sin wave and V_{in+} fixed at DC 1.5 V Outputs measured at V_{out-} and V_{out+} pins are as upper and lower waveforms, respectively; the middle is the differential waveform of the two outputs, response being same as input

b FFT spectrum of differential output in a

c Given 3 V_{p-p} 2 kHz square wave as input and with 100 pF capacitance load, measured slew rate is higher than $3\text{ V}/\mu\text{s}$. Waveform names 'Ampl(1)', 'Ampl(2)', and 'Rise(2)' represent amplitude of input square wave, 10–90% voltage difference of rising edge, and rising time, respectively

Conclusion: In this Letter we propose a very cost-effective opamp which is much more applicable regarding modern mixed-signal SoCs. The proposed high-quality small area opamp uses symmetrically self-biased, class-AB, cross-coupled, and fully differential architecture to obtain very small circuit area and high transconductance advantages. The measured results show high DC gain and high driving ability whereas other performance features are not reduced. Using two layers of metal and occupying only $84 \times 67\ \mu\text{m}^2$ silicon area, the proposed self-biased opamp achieves 60 dB DC gain, $3\text{ V}/\mu\text{s}$ slew rate, 7.8 MHz unity-gain bandwidth, -48 dB THD when 100 pF capacitance is as the load. Therefore, the cost-effectiveness of the proposed opamp is far superior compared with state-of-the-art opamps.

Acknowledgments: The authors wish to thank the National Chip Implementation Center (CIC) for chip fabrication and S.-H. Wu for assistance in chip layout.

© IEE 2005

12 January 2005

Electronics Letters online no: 20057998

doi: 10.1049/el:20057998

C.-L. Chen and Y.-C. Chang (Department of Electronic Engineering, Kun-Shan University of Technology, E3 7-7, No. 949, Da-Wan Rd., Yung-Kang City, Tainan, Taiwan)

E-mail: frederic@ieee.org

References

- 1 Rincon-Mora, G.A., and Stair, R.: 'A low voltage, rail-to-rail, class AB CMOS amplifier with high drive and low output impedance characteristics', *IEEE Trans. Circuits Syst. II*, 2001, **48**, pp. 753–761
- 2 Das, M.: 'Improved design criteria of gain-boosted CMOS OTA with high-speed optimizations', *IEEE Trans. Circuits Syst. II*, 2002, **49**, pp. 204–207
- 3 Bruschi, P., Navarrini, D., and Piotta, M.: 'A high current drive CMOS output stage with a tunable quiescent current limiting circuit', *IEEE J. Solid-State Circuits*, 2003, **38**, pp. 1416–1420
- 4 Gray, P.R., *et al.*: 'Analysis and design of analog integrated circuits' (Wiley, New York, 2001, 4th edn.)
- 5 Maloberti, F.: 'Analysis design for CMOS VLSI systems' (Kluwer Academic, Boston, MA, 2001)
- 6 Razavi, B.: 'Design of analog CMOS integrated circuits' (McGraw-Hill, New York, 2001)
- 7 Elwan, H., *et al.*: 'CMOS low-voltage class-AB operational transconductance amplifier', *Electron. Lett.*, 2000, **36**, (17), pp. 1439–1440