

1. Use composer and hspice to simulate the differential pair as shown at Fig. 1 with  $V_{DD}=1.8V$ . (40%)
  - (a) Design a differential pair with gain  $A_{DM}(\text{differential to differential}) > 4.5$  and  $A_{CM}(\text{in common - out common}) < 0.05$  for both input common mode voltage = 0.6 and 1.8. (20%)
  - (b) Simulate the frequency response of  $A_{DM}$  when input common mode voltage=0.9, and base on the simulation parameter of .lis file to calculate dominant pole. (10%)
  - (c) Simulate the frequency response of  $A_{CM}$  when input common mode voltage=0.9, and identify what makes the  $A_{cm}$  deteriorate at the high frequency. (10%)




Fig. 1.

2. Design a 1:8 wide-swing cascade current source as shown in Fig. 2(a). (40%)
  - (a) With  $I_{REF}=10\mu A$  ( $I_{OUT}=80\mu A$ ), design the W/L sizes of  $M_1 \sim M_4$ , and the dc bias  $V_b$  to get a minimum operational voltage at  $V_{out} < 300mV$  and  $R_{out} > 500k\Omega$ . (15%)
  - (b) Use the circuit structure as shown in Fig. 2(b) as a reference to design a bias generation circuit of  $V_b$  with  $I_{in}=10\mu A$  ( $I_{out}=80\mu A$ ). Run the corner simulations with SS, TT, and FF to make sure  $V_{outmin} < 300mV$  and comment the difference with using ideal voltage source as the bias in Fig. 2(a) (15%)
  - (c) State the  $M_5$ 's and  $M_6$ 's (Fig. 2. (b)) design strategy and show in hand calculation. And express  $V_{in1}$ ,  $V_{in2}$ , and  $V_{out}$  in terms of  $V_{ov}$  and  $V_{th}$ . (10%)




Fig. 2.(a)




Fig. 2.(b)

3. Design a common-source amplifier with  $V_{dd}=1.8V$  as shown in Fig. 3. (20%)
- Design the W/L sizes and  $V_b$  as shown in Fig. 3.(a) to get voltage gain  $A_v=V_{out}/V_{in}>130$ . (5%)
  - Keep everything the same and simulate the gain under the SF and FS corner. (5%)
  - Design the W/L sizes and  $I_{ref}$  as shown in Fig. 3.(b) to get voltage gain  $A_v=V_{out}/V_{in}>130$  for TT, SF, and FS corner. (5%)
  - Comment on the differences between (b) and (c). (10%)




Fig. 3. (a)




Fig. 3. (b)

- ✧ *The following should be included in your report (a) schematic (b) HSPICE netlist & simulation file (c) waveform with cursor values (d) comments.*