					Virtuo	soR Sc	hematic	Editing:	home	work_	1 pmos	scher	natic@	ws38			×
Cmd		Sel	: 0														
Fools	Design	Window	Edit	Add	Check	Sheet	Options	Migrate									Hel
<b>Y</b>																	
*																	
₹ <sup>2</sup>										2							
2																	
$\sim$																	
≫.										¢	)						
1																	
2											МØ						
										<u> </u>	"P1						
											l=10 w=5		Ø.n				
~											vv — _						
<b>``</b> ₹																	
$\supset$																	
										$\leq$							

## Analog IC Design & Analysis Homework 1 陳彥廷 102061146

1.Composer:

## Waveform :

				· 488 昭政	0,5	1	1,5	2	2,5	3,5
oar(cto	205f	205f	205f	2007	••••••					
				1807						
				1609						
				1407						
				120						
				100						
ar(cto	205.0	205f	205f	80f			<u>\_</u>	·····		
ar (ctt	2001	2031	2031	200						
				1807			++			
				160						
				140						
				1207						
				1007						
				▼ 80f						
ar(cto	204f	204f	204f	200						
				180						
				160						
				140						
				120						
				100						
				80f						
	<u> </u>									<u>+</u>
lt (lir	1) 				0.5	1	1.5	Ź	2.5	3' 3.


Comments :

- (a) The capacitance is about 205 fF.
- (b) The capacitance is still 205 fF since it's proportional to W\*L, and the value of W\*L is the same as (a); that is, 25 (um)^2.
- (c) With same W\*L, the capacitance still approaches to 205fF, but with 1 fF difference due to the folded structure and the channel-stop implant.


2. Composer :

ر Cmd	•	9	el: O		virtu	oson s	chemi	nic i	Editing: co		_30011		Serie	math	cœw	300			_
				Add	Chec	k Sheet	Ontio	ns	Migrate										Hel
1																			
Y																			
ŝ																			
2										<u> </u>									
2																			
2																			
× % ×																			
1																			
											.₽ =1Øł	<							
J										$\leq$									
										<u>م</u> .									
										M 1.									
									_	''nc			ı .						
*										 ≥	18Øn 5								
·· >ŧ								X			Ju								
$\supset$										T gn									
	mouse L	: schSi	ngleS	elect	Pt()			M:	schHiMous	ePopUp (	)			R	: de0	pen()			

Waveform : (a) &(b)



(c)



Comments :


- (a) The DC input voltage is about 0.593V, and W=5  $\mu$ , L=0.18  $\mu$ , M=1.
- (b) Output range is from 1.12V to 0.669V with input range from 0.561V to

0.623V while the largest gain is only 7.82, whose difference from the gain derived in (a) is less than 10% of it.

- (c) In this situation, output range becomes from 1.06V to 0.371V with input range from 0.402V to 0.458V.
- (d) If the amount of the nmos connected in parallel increases, then W becomes 20 times longer than the original one, so the gain will become larger. In addition, since the output voltage and VDD are fixed, the drain current is also fixed. Therefore,  $(V_{GS} V_{TH})^2$  must become smaller, causing the smaller gate voltage; that is, the input voltage.
- 3. Composer :



Waveform :



Comments :

- For the same size of nmos, if VGS increases, then the actual length of the inverted channel decreases, causing the Channel-Length Modulation Effect. Therefore, VGS will actually depend on ID even though the nmos is in the saturation region.
- 2. Based on the formula,  $I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} V_{TH})^2 (1 + \lambda V_{DS})$ , and  $\lambda \alpha_L^1$ .

Therefore, the device with shorter channel length will have higher drain current.

3. Since  $I_D \alpha (V_{GS} - V_{TH})^2$ , larger  $V_{GS}$  will lead to larger drain current with the fixed channel length.