

# Analog IC Design Homework 2

EE17

Student ID: 102061112

Name: Po-Yang Hsieh


April 8, 2016

1.


2. (a) Design:

$$M1 \text{ size}(W/L) = 8.5\mu/1\mu$$

When  $V_{in} = 412\text{mV}$ ,  $V_{out} = 0.9\text{V}$



The ac gain



(b)