




Total Energy Provided by Source During T_1

$$E = \int_0^{T_1} v \cdot i \, dt = \int_0^{T_1} V_s \cdot i \, dt$$

$$= \int_0^{T_1} V_s \cdot \frac{V_s}{R_1} e^{-t/R_1 C} \, dt = V_s^2 \cdot C \cdot (1 - e^{-T_1/R_1 C})$$

If $T_1 \gg R_1 C$, $e^{-t/R_1 C}$ can be ignored

$$E_1 \approx \underline{V_s^2 \cdot C}$$





Practice :

- Energy stored on capacitor $C = ?$
- Energy dissipated in $R_1 = ?$

Second Example


- During T_2 :
 S_2 is closed and S_1 is open.



- Initially, $V_c = V_s$
 - Energy stored on capacitor is $\frac{1}{2} C V_s^2$
- Assume $T_2 \gg R_2 \cdot C$
- Capacitor discharges more or less fully during T_2 .
- Energy dissipated in R_2 during T_2 is $\frac{1}{2} C \cdot V_s^2 = E_2$
- E_2 is also independent of R_2 .

Practice

Putting the Two Together



- Total energy dissipated in each cycle

$$E_{\text{total}} = E_1 + E_2 = \frac{1}{2} C V_s^2 + \frac{1}{2} C V_s^2 = C V_s^2$$

- The energy dissipated in charging and discharging the capacitor C .
- Assume C charges and discharges fully. ($T_1 \gg R_1 C$, $T_2 \gg R_2 C$)


- The average power is

$$P = \frac{E_{\text{total}}}{T_1 + T_2} = \frac{C V_s^2}{T_1 + T_2} = \frac{C V_s^2}{T} = C V_s^2 \cdot f$$

f : frequency ($1/s$, Hz)




Back to Our Inverter




C includes wire capacitance C_W and gate capacitance C_{GS} of the following gates.

- What is \bar{P} with the following input pattern?








Equivalent Circuit



1) When V_{in} is high, discharging C.



$t \rightarrow \infty$



$$V_{O,initial} = V_S, \quad V_{O,final} = \frac{R_{ON}}{R_L + R_{ON}} \cdot V_S$$

$$V_O(t) = V_S \cdot \frac{R_{ON}}{R_L + R_{ON}} + \left(V_S - \frac{R_{ON}}{R_L + R_{ON}} V_S \right) \cdot e^{-t/\tau}$$

$$V_{O,final} = V_S \cdot \frac{R_{ON}}{R_L + R_{ON}}$$

$$\tau = (R_L \parallel R_{ON}) \cdot C$$

$$E_1 = \int_0^{T/2} \left(\frac{(V_S - V_O)^2}{R_L} + \frac{V_O^2}{R_{ON}} \right) dt = \frac{V_S^2}{R_L + R_{ON}} \cdot \frac{T}{2} + \frac{C \cdot V_S^2 \cdot R_L^2}{2(R_L + R_{ON})^2}, \quad \text{assuming } \frac{T}{2} \gg \tau$$



$$\bar{P}_1 = \frac{E_1}{T|_2} = \frac{V_S^2}{R_L + R_{ow}} + \frac{C V_S^2 \cdot R_L^2}{(R_L + R_{ow})^2} \cdot 2f$$

2) When V_{in} is low, C charging


$$V_{0, initial} = V_S \cdot \frac{R_{ow}}{R_L + R_{ow}} \quad (\rightarrow 0 \text{ when } R_{ow} \rightarrow 0)$$

$$V_{0, final} = V_S$$

$$V_0(t) = V_S + \left(V_S \frac{R_{ow}}{R_L + R_{ow}} - V_S \right) \cdot e^{-t / R_L \cdot C}$$

$$E_2 = \int_0^{T|_2} \frac{(V_S - V_0)^2}{R_L} dt = \frac{C V_S^2 \cdot R_L^2}{2(R_L + R_{ow})^2}$$

$$\bar{P}_2 = \frac{E_2}{T|_2} = \frac{C V_S^2 \cdot R_L^2}{2(R_L + R_{ow})^2} \cdot 2f$$



$$e^{-(t - T|_2) / R_L \cdot C}$$

$$\int_{T|_2}^T$$






What is \bar{P} for the Gate?

$$\bar{P} = \frac{V_S^2}{2(R_L + R_{ON})} + CV_S^2 f \frac{R_L^2}{(R_L + R_{ON})^2}$$

■ with

$R_L \gg R_{ON}$, $\bar{P} = \underbrace{\frac{V_S^2}{2R_L}}_{\text{Static}} + \underbrace{CV_S^2 \cdot f}_{\text{dynamic}}$



- During active mode, the circuit consumes static power and dynamic power.
- The first term is called the **static power dissipation**.
 - In both standby mode and active mode.
 - Independent of frequency f .
 - The MOSFET is ON half of the time.
- The second term is called **dynamic power dissipation**.
 - Proportional to frequency f and capacitance C .

of V_{in}



Some Numbers

- A chip with 5 million gates running at 3 GHz. *frequency*

Assume $V_S = 5V$, $R_L = 10k\Omega$, $R_{on} \rightarrow 0\Omega$, $C = 1fF$

$$\bar{P} = \left(\frac{V_S^2}{2R_L} + CV_S^2 \cdot f \right) \cdot 5 \times 10^6$$


$$= \left(\frac{25}{2 \times 10^4} + 10^{-15} \times 25 \times 3 \times 10^9 \right) \times 5 \times 10^6$$

$$= \underbrace{6.25 \text{ kW}}_{\text{static}} + \underbrace{375 \text{ kW}}_{\text{dynamic}}$$




How to Get Rid of Static Power Dissipation?

□ Intuition:




Problem case!!



no problem

v_I high




no dc path $\Rightarrow P_{static} = 0$



PMOS

CMOS : NMOS + PMOS
complementary


□ N-channel MOSFET (NMOS)



V_{in} high, NMOS turns on (Ron)

V_{in} low, NMOS turns off. (open, Coff)

□ P-channel MOSFET (PMOS)







V_{in} high, PMOS turns off (open, Coff)

V_{in} low, PMOS turns on (Ron)



Consider This Circuit



$$R_{on,p} \neq R_{on,n}$$

- When v_I high, pull-up path should behave like open circuit.

Behavior of the Circuit

□ Input HIGH

$$v_I = 5 \text{ V}$$

NMOS on

PMOS off

$$V_o = 0 \text{ V}$$


Input LOW

$$v_I = 0 \text{ V}$$

NMOS off

PMOS on

$$V_o = 5 \text{ V}$$



(optional)

(■ Assume $V_{TN} = 1 \text{ V}$ and $V_{TP} = -1 \text{ V}$)

 (

 NMOS on

 $V_{in} \geq V_{TH,n}$

 NMOS off

 $V_{in} < V_{TH,n}$

 PMOS on

 $V_{in} \leq V_{TH,p}$

 PMOS off

 $V_{in} \geq V_{TH,p}$
)

□ Never a path from V_S to ground.

□ Called complementary MOS, 'CMOS' logic.