

The MOSFET Switches Key Devices Inside the Digital Gate

Chenhsin Lien and Po-Tai Cheng

CENTER FOR ADVANCED POWER TECHNOLOGIES

Dept. of Electrical Engineering

National Tsing Hua University

Hsinchu, TAIWAN




CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN

Inside the Digital Gate



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN

- What kinds of elements and the circuits are inside the digital gate?






How to build an AND gate

- Water Analogy

Large Water Tank
just as Power
Supply




- If A is open AND B is open, then C has water else C has no Water.
- Similarly, we can use this insight to build an AND gate.



How to build an OR gate

- Water Analogy

Large Water Tank
just as Power
Supply




- If A is open OR B is open, then C has water else C has no Water.
- Similarly, we can use this insight to build an OR gate.



How to build an AND gate

- Electrical Analogy




- If A is closed AND B is closed, then C is lighted else C is darken.
- **Switch** is the ***Key device***.



The Three-terminal Switch

- Three-terminal switch model.




- If $C = 1$, *short circuit* between in and out, else ($C = 0$) *open circuit* between in and out.
- For mechanical switch, Control (C) means the mechanical pressure.


Example



- Find the current through R_1 .




- If $C = 1$, R_2 is connected to the circuit. If $C = 0$, R_2 is disconnected from the circuit.






Logic Function Using Switches

- The Inverter Circuit.
- This is a very common circuit topography which we will encounter over and over again. We have a special short hand for this kind of circuit.





The Inverter



If $C = 0$, then $V_{out} = 1$
else ($C = 1$) $V_{out} = 0$.



The NAND Gate



c ₁	c ₂	V _O
0	0	1
0	1	1
1	0	1
1	1	0

If $c_1 = 1$ AND $c_2 = 1$, then $V_{out} = 0$
Else $V_{out} = 1$.

The NOR Gate




c_1	c_2	V_O
0	0	1
0	1	0
1	0	0
1	1	0

If $c_1 = 0$ AND $c_2 = 0$, then $V_{out} = 1$
Else $V_{out} = 0$.

A Complex Gate




CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN



The Babbage Difference Engine



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN





- 25,000 parts, cost: £17,470

3 Input NOR Gate



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN




- Bipolar logic, 1960's, ECL 3-input NOR Gate, Motorola 1966

3 Input NOR Gate




CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN



- Bipolar logic, 1960's, ECL 3-input NOR Gate, Motorola 1966



Intel 4004 Microprocessor




- Intel, 1971, 2,300 transistors (12mm^2), 740 KHz operation, (10 μm PMOS technology)

Intel Core 2 Microprocessor



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN




- Intel, 2006, 291,000,000 transistors, (143mm^2), 3 GHz operation, (65nm CMOS technology)

Apple A6 Microprocessor



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN




- Apple, 2012, (96.7mm²), (32nm CMOS technology)

Apple A10 Microprocessor



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN




chipworks
teardown.com

- Apple, 2016, (125 mm²), (16nm FinFET CMOS technology)



Logic Function Using Switches

- The Inverter Circuit.
- This is a very common circuit topography which we will encounter over and over again. We have a special short hand for this kind of circuit.




3 Input NOR Gate



Differential-amplifier input and logic section

Internal temperature and voltage compensated bias network section (one supplies several differential amplifiers)

Emitter-follower output section




- iBipolar logic, 1960's, ECL 3-input NOR Gate, Motorola 1966

The Semiconductor Switches



Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN

- Two kinds of semiconductor switches: MOSFET and BJT
- Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET)
- Bipolar Junction Transistor (BJT)



MOSFET


BJT

- 3 terminal lumped element behaves like a switch with Gate (G) or Base (B) as control terminal and Drain (D) to Source (S) or Collector (C) to Emitter (E) as in and out port.

The BJT and MOSFET



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN






CAPT

Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN

P-type


n-type




$\begin{array}{c} \text{+} \\ \text{-} \end{array}$
 $\begin{array}{c} \text{+} \\ \text{-} \end{array}$
 $\begin{array}{c} \text{+} \\ \text{-} \end{array}$
 $\begin{array}{c} \text{+} \\ \text{-} \end{array}$

Switch model (S model) of the MOSFET


- Port Representation: Understand the operation of MOSFET by viewing it as a two-port element.



Switch model (S model) of the MOSFET



MOSFET i - v characteristics




For $v_{GS} < V_T$, $i_{DS} = 0$
and
For $v_{GS} \geq V_T$, $v_{DS} = 0$



The MOSFET inverter

- The MOSFET Inverter Circuit.




MOSFET Inverter Circuit

Shorthand notation for power and ground


The inverter abstraction



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN



The inverter abstraction and its internal circuit



The inverter abstraction


Note the power of abstraction: The **inverter abstraction** hides the internal details such as power supply, transistor, ground connections.

Voltage Transfer Characteristics



CAPT

Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN



Static Analysis Using S Model




- Suppose gates should satisfy the following static discipline.

$$V_{OL} = 0.5 \text{ V}, \quad V_{OH} = 4.5 \text{ V}$$


$$V_{IL} = 0.9 \text{ V}, \quad V_{IH} = 4.1 \text{ V}$$

- Does this inverter qualify?




1:

sender



0:

receiver



- This inverter satisfies the above static discipline.

Static Analysis Using S Model



- Does this inverter satisfy the following two static disciplines A and B:

- Static disciplines A

$$V_{OL} = 0.2 \text{ V}, \quad V_{OH} = 4.8 \text{ V}$$

$$V_{IL} = 0.5 \text{ V}, \quad V_{IH} = 4.5 \text{ V}$$


Yes, for Static disciplines A.

- Static disciplines B

$$V_{OL} = 0.5 \text{ V}, \quad V_{OH} = 4.5 \text{ V}$$

$$V_{IL} = 1.5 \text{ V}, \quad V_{IH} = 3.5 \text{ V}$$


No, for Static disciplines A



The NAND Gate



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN





If $V_A \geq V_T$ AND $V_B \geq V_T$, then $V_{out} = 0$ Else $V_{out} = V_S$.

Multiple-input NOR and NAND gates




Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN



A Complex Gate




CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN



The Physical Structure of MOSFET




CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN






Traditional Planar



Traditional 2-D planar transistor form a conducting channel in the silicon region under the gate electrode when in the "on" state




3D FinFET



3-D Tri-Gate transistor form conducting channels on three sides of a vertical fin structure, providing "fully depleted" operation





CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN






CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN




The Physical Structure of MOSFET



Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN







$$R = \rho \frac{L}{A} = \rho \frac{L}{Wt}$$


$$\vec{J} = \sigma \vec{E}$$

$$\vec{J} = \rho \vec{u}$$

$$I = \vec{J} \cdot A = \vec{J} \cdot W \cdot t$$

$$\rho = g \cdot n$$

$$g = 1.6 \times 10^{19} C$$



n : 电子密度 $\frac{\#}{cm^3}$

$$\vec{V} = M \vec{E}$$

$$\vec{E} = \frac{\vec{V}_D}{L}$$



T vs V_D

$$\vec{J} = \rho \vec{V}$$

$$I = \frac{V}{R}$$

$$(I \cdot J \cdot Wt) = (\rho V \cdot Wt) = g n M E \cdot W \cdot t$$


$$= g n \mu \frac{V_D}{L} \cdot Wt$$

$$R = \frac{1}{\mu} \frac{L}{W}$$

$$C_{os}(V_G - V_T)$$

$$R = R_n \frac{L}{W}$$

$$R_n = \frac{1}{\mu C_{os}(V_G - V_T)}$$




$$Q = CV - Q_{\text{fixed}} \\ = C(V_D - \frac{Q_{\text{fixed}}}{C})$$

$$P_{\text{int}} = \underline{C(V_D - V_f)}$$

$$\underline{\underline{q_n t}} = \frac{P_{\text{int}} \cdot t}{C} = \frac{C}{A} (V_D - V_f) = \dot{C}(V_D - V_f)$$

$$q_n = P_n$$

老子電荷密度




$$C = \epsilon_{SiO_2} \cdot \frac{A}{t_{ox}}$$
$$Q_n = -C(V_G - V_T)$$
$$\frac{Q_n}{A} = -\frac{C}{t_{ox}}(V_G - V_T)$$




$$R = R_n \frac{L}{\omega}$$

$$R_n = \frac{1}{M \cos(V_b - V_g)}$$



\Rightarrow



$V_g > V_g$


$$\text{Slope} = \frac{1}{R_n} \frac{L}{\omega}$$

The MOSFET with Gate Bias



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN


$$V_G = 0 \text{ V}$$



$$\textcircled{R_{on}} = \rho \frac{L}{A} = \rho \frac{L}{Wt} = \textcircled{R_n} \frac{L}{W}$$

$$V_G = 5 \text{ V} > V_T$$




$$\textcircled{R_{on}} \neq 0 \Omega$$



SR model of MOSFET



- Switch resistor (SR) model of MOSFET.
- This is a more accurate MOSFET mode



Two port device



$$v_{GS} < V_T$$

$$v_{GS} \geq V_T$$

SR model of the MOSFET



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN



MOSFET i - v characteristics

$$R_{on} = R_n \frac{L}{W}$$

For $v_{GS} < V_T$, $i_{DS} = 0$


and

For $v_{GS} \geq V_T$, $i_{DS} = v_{DS} / R_{on}$



Voltage Transfer Characteristics



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN



$$\begin{aligned}V_{OH} &= 4.5 \text{ V} \\V_{OL} &= 0.5 \text{ V} \\V_{IH} &= 4.0 \text{ V} \\V_{IL} &= 0.9 \text{ V}\end{aligned}$$



v_{OUT}



$$\frac{V_S R_{ON}}{R_{ON} + R_L} = 0.33 \text{ V}$$


$$v_{OUT} \neq 0 \text{ V}$$

Choose R_L , V_S and R_{ON} such that

$$R_n = 5 \text{ k}\Omega \text{ and } \frac{W}{L} = 5$$

$$R_{on} = 1 \text{ k}\Omega \text{ and Let } R_L = 14 \text{ k}\Omega$$

$$V_S = 5 \text{ V}$$




$$v_{OUT} = \frac{R_{ON}}{R_{ON} + R_L} V_S \leq V_{OL}$$

The NAND Gate




CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN

$$\begin{aligned}V_{OH} &= 4.5 \text{ V} \\V_{OL} &= 0.5 \text{ V} \\V_{IH} &= 4.0 \text{ V} \\V_{IL} &= 0.9 \text{ V}\end{aligned}$$



$A = \text{High}$
 $B = \text{High}$





The NAND Gate



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN


$$\begin{aligned}V_{OH} &= 4.5 \text{ V} \\V_{OL} &= 0.5 \text{ V} \\V_{IH} &= 4.0 \text{ V} \\V_{IL} &= 0.9 \text{ V}\end{aligned}$$




The Physical Structure of MOSFET



Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN



(d)



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN

$$\vec{E} \approx \frac{V_{DS}}{L} \quad V_{DS} \text{ (Red)}$$

$$I_D = WQ_n V \quad \vec{J} = \rho \vec{v} = (\rho n)(\mu \vec{E}) = \rho n \mu \frac{V_{DS}}{L}$$

$$I = \vec{J} \cdot A = \vec{J} \cdot Wt = \rho n \mu \frac{V_{DS}}{L} \cdot Wt$$

$$= \mu \frac{W}{L} (n t) V_{DS} \quad \left(\frac{C}{m^3} \right) (m) = \left(\frac{C}{m^2} \right)$$

$$n t = \rho \cdot t$$



$$I_D = \mu \frac{W}{L} C_{ox} (V_g - V_T) V_D$$

(c) (F)(V)


$$C = \epsilon_{ox} \cdot \frac{A}{t_{ox}} \quad \cdot Q = CV = \epsilon_{ox} \frac{A}{t_{ox}} V$$


$$Q = \mu \frac{W}{L} Q_n V_{DS}$$

~~$$Q_n = \epsilon_{ox} X$$~~

$$Q_n = \frac{Q}{A} = \frac{\epsilon_{ox}}{t_{ox}} V$$

$$Q_n = - C_{ox} \left(\frac{C}{W^2} \right) V_{GS} - C_{ox} V_T$$





②

$$V_{GJ} = 5V$$


$$V_T = 1V$$

$$V_{hJ} = 3V$$

T_D



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN





$$Q_n(y=0) = -C_{ox}(5 - 0 - 1) = -4C_{ox}$$



$$Q_n(y=L) = -C_{ox}(5V - 3V - 1) = -C_{ox}$$

③

$$V_{DS} = 4V = V_{DSat} = V_{GS} - V_T \quad Q_n = 0$$









Actual i - v characteristics of the MOSFET


- Setup for observing MOSFET characteristics.



Actual i - v characteristics showing the *triode*, *saturation*, and *cutoff* regions




$$\textcircled{2} \quad V_{GS} = 5V \quad , \quad V_{hJ} = 3V \\ V_T = 1V$$



$$V_c(y) \\ dV_c(y)$$

$$R(y) = \frac{dy}{W} \frac{1}{\mu C_{ox} (V_{GS} - V_c(y) - V_T)}$$

$$dV_c(y) = I_D \cdot R(y)$$



$$dV_c(y) = \frac{I_D}{W} \frac{dy}{\mu C_{ox} (V_{GS} - V_c(y) - V_T)}$$

$$V_{DS}$$

$$\int_0^W \mu C_{ox} (V_{GS} - V_c(y) - V_T) dV_c(y)$$

$$= \int_0^L I_D dy$$



$$WMC_{ox} \left[(V_{GS} - V_T) V_C - \frac{1}{2} V_C^2 \right] \Big|_0^{V_{DS}} = I_D \cdot g \Big|_0^L$$

$$I_D \cdot L = WMC_{ox} \left[(V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$



$$I_D = \frac{W}{L} MC_{ox} \left[(V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

at $V_{DSsat} = V_{GS} - V_T$

$$I_{DSsat} = \frac{W}{L} MC_{ox} \left[(V_{GS} - V_T)^2 - \frac{1}{2} (V_{GS} - V_T)^2 \right]$$





$$I_{DSAT} = \frac{w}{l} \mu C_o \frac{l}{2} (V_{GS} - V_T)^2$$



Actual i - v characteristics of the MOSFET

- Setup for observing MOSFET characteristics.




Actual i - v characteristics showing the *triode*, *saturation*, and *cutoff* regions

New Model Needed




- First, we sort of lied. The on-state behavior of the MOSFET is quite a bit more complex than either the ideal switch or the resistor model would have you believe.



SCS model of MOSFET



- The switch current source (SCS) model of the MOSFET
- This is more accurate than the S or SR model





MOSFET amplifier



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN

- Find the transfer function for the MOSFET amplifier if MOSFET operated in saturation region.

$$v_O = V_S - K \frac{(v_{IN} - V_T)^2}{2} R_L$$




Transfer Function with SCS Model



Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN


- Find the transfer function for the MOSFET amplifier if MOSFET operated in saturation region.



Dependent Source



- New type of Element: *Dependent source*





For MOSFET

$$i_{out} = \frac{k}{2}(v_{in} - V_T)^2 \text{ for } v_{in} \geq V_T$$


$$i_{out} = 0 \text{ for } v_{in} < V_T$$

Actual i - v characteristics of the MOSFET

- Setup for observing MOSFET characteristics.



Actual i - v characteristics showing the *triode*, *saturation*, and *cutoff* regions



r



$$i_D = I_D + i_d$$

DC Small signal

$$i_D = \frac{k}{2} (V_{GS} - V_T)^2$$

$$\underline{I_D} + \underline{i_d} = \frac{k}{2} (V_{GS} + V_{gs} - V_T)^2$$

$$= \underline{\frac{k}{2} (V_{GS} - V_T)^2} + \underline{\frac{k}{2}} 2(V_{GS} - V_T) V_{gs} + \underline{\frac{k}{2} V_{gs}^2}$$

$$i_d = k (V_{gs} - V_T) V_{gs} + \cancel{\frac{k}{2} V_{gs}^2}$$


Small signal mode

$$i_d = k (V_{gs} - V_T) V_{gs} \quad \leftarrow \quad \rightarrow l_i$$

Linear Dependent Source




- If the *Dependent source* is linear, say $f(v_{in}) = gv_{in}$.




- This type of dependent sources is called ***voltage-controlled current source (VCCS)***. Current at output port is a function of voltage at the input port. g is called the ***transconductance***.



$$\begin{aligned}
 V_{in1} &= V_{in1} + V_{in2} \\
 &= \underline{V_{in1} + V_{in2}} \\
 &+ \underline{\frac{V_{in1} - V_{in2}}{2}} \\
 &\text{small signal}
 \end{aligned}$$





(a)




Figure 10.44 (a) Differential pair sensing input CM noise, (b) effect of CM noise at output with $R_{EE} = \infty$, (c) effect of CM noise at the output with $R_{EE} \neq \infty$.

Noise Immunity of Diff. Amp.



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN




Figure 9.35. Differential current drive with terminated receiver






Figure 9.36. Scope photos showing excellent noise immunity of differential data transmission (75108 differential receiver). (Courtesy of Texas Instruments, Inc., Dallas, Texas.)



- A. (+) receiver input.
- B. (-) receiver input.
- C. Receiver output.



Assume $g_{m1} = g_{m2} \Rightarrow$ from KCL $\Rightarrow v_1 = -v_2$

$v_{in1} \neq v_{in2}$ \Rightarrow differential $\left\{ \begin{matrix} \end{matrix} \right\} \Rightarrow v_{in1} = -v_{in2}$

KVL: $v_{in1} - v_1 = v_{in2} - v_2 = -v_{in1} - (-v_1)$
 $= -v_{in1} + v_1 = -(v_{in1} - v_1)$








$$v_{o1} = -g_{m1} v_{in1} \cdot R_C$$

$$v_{o2} = -g_{m2} v_{in2} \cdot R_C$$

$$V_{DD} = V_{DD} + V_{dd}$$

$$V_D = V_{DD} + V_{dd}$$






$$\equiv \frac{V_o}{I} = \frac{V_o}{\frac{V_o}{g_m V_o}} = \frac{V_o}{g_m V_o} = \frac{1}{g_m}$$

Other Linear Dependent Source



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN

- There are 4 types of linear dependent sources : (a) *Voltage-controlled current source* (VCCS); (b) *Current-controlled current source* (CCCS); (c) *Voltage-controlled voltage source* (VCVS); (d) *Current-controlled voltage source* (CCVS).
- Current-controlled current source* (CCCS) with α referred as current transfer ratio.




Other Linear Dependent Source



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN

- *Voltage-controlled voltage source* (VCVS) with μ is referred to as a voltage transfer ratio.




Other Linear Dependent Source



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN

- *Current-controlled voltage source (CCVS) with r* is referred to as a transresistance.




Dependent Source and Node Eqs



Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN

- Find v_O/v_I of the following circuit, for (1) $i_O = -G_m v_I$ and (2) $i_O = -\beta i_I$.



$$\frac{v_I - v_O}{R_p} + i_O = \frac{v_O}{R_L}$$

$$i_O = -G_m v_I$$

$$\frac{v_I - v_O}{R_p} - G_m v_I = \frac{v_O}{R_L}$$


$$\frac{v_O}{v_I} = \frac{(1 - G_m R_p) R_L}{R_p + R_L}$$

Dependent Source and Node Eqs



Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN

- Find v_O/v_I of the following circuit, for (1) $i_O = -G_m v_I$ and (2) $i_O = -\beta i_I$.



$$\frac{v_I - v_O}{R_p} + i_O = \frac{v_O}{R_L}$$

$$i_O = -\beta i_I = -\beta \frac{v_I}{R_I}$$


$$\frac{v_I - v_O}{R_p} - \beta \frac{v_I}{R_I} = \frac{v_O}{R_L}$$

$$\frac{v_O}{v_I} = \frac{\left(1 - \beta \frac{R_p}{R_I}\right) R_L}{R_p + R_L}$$


• Superposition



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN



① 4V only





②


1A only



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN







$$+ (6\Omega)I - 3V - (3\Omega)(5I) = 0$$


$$-3V - 9I = 0$$

$$I = -\frac{1}{3}A$$

$$V_{TH} = V_{OC} = (6\Omega)(2\Omega)$$

$$\begin{aligned} & + (I)(6\Omega) \\ & = (1.8)(2) = 1.8 \left(\frac{1}{3}\right) \\ & = -6V \end{aligned}$$

$$V_t = (2\Omega) \left(6 \cdot \left(\frac{1}{3}i_t + i_t\right) + 6i_t \right) + (6\Omega) \left(-\frac{1}{3}i_t \right)$$



$$V_t = (2\Omega)(6I + i_t) + (6\Omega)I$$

$$\hookrightarrow \text{KCL} \Rightarrow (6I + i_t) \cdot \frac{3\Omega}{3\Omega + 6\Omega} = I \Rightarrow I = -\frac{1}{3}i_t$$

Conclusions



CAPT
Center for Advanced Power Technologies
National Tsing Hua University, TAIWAN

- The Three-terminal switch
- The Inverter
- The Logic Circuits and the Three-terminal switch
- BJT and MOSFET
- Switch Model (S Model) of the MOSFET
- MOSFET Inverter
- Switch -Resistor Model (SR Model) of the MOSFET
- The Switch Current Source (SCS) model of the MOSFET
- The Dependent Sources