Resistive Networks

Chenhsin Lien and Po-Tai Cheng CENTER FOR ADVANCED POWER TECHNOLOGIES Dept. of Electrical Engineering National Tsing Hua University Hsinchu, TAIWAN





Chapter 2 , EE2210 - Slide 1/35

Terminology



- A *circuit* is constructed by connecting together a collection of separate elements at their terminals.
- The junction points at which the terminals of two or more elements are connected are referred to as the *nodes* of a circuit.
- The connections between the nodes are referred to as the *edges* or *branches* of a circuit.
- Circuit *loops* are defined to be closed paths through a circuit along its branches.



Lumped circuit abstraction



Capped a set of lumped elements that obey the lumped matter discipline using ideal wires to form an assembly that performs a specific function results in the *lumped circuit abstraction*.

So, what does this buy us?

For example —



What can we say about voltages in a loop under the lumped matter discipline?



What can we say about voltages in a loop under the lumped matter discipline?



Kirchhoff's Voltage Law (KVL):
 The sum of the voltages in a loop is 0.

Chapter 2 , EE2210 - Slide 4/35



- What can we say about currents at a node under the lumped matter discipline?
- Consider —



- Kirchhoff's Current Law (KCL):
 The sum of the currents into a node is 0.
- This is simply the conservation of charges.

KVL and KCL Summary

Maxwell's equations simplify to algebraic KVL and KCL under LMD!

$$\sum_{j} v_{j} = 0 \text{ for Loop}$$

$$\sum_{j} i_{j} = 0 \text{ for Node}$$

Chapter 2 , EE2210 - Slide 6/35

Method 1:Basic KVL, KCL method Appr Circuit analysis

- Goal: Find all element *v*'s and *i*'s.
- Steps
 - 1. Write element *v*-*i* relationships (from lumped circuit abstraction).
 - 2. Write KCL for all nodes.
 - 3. Write KVL for all loops.

Lots of unknowns, lots of equations to be solved.

Element *v*-*i* **relationships**

Chapter 2 , EE2210 - Slide 8/35

The circuit

Chapter 2 , EE2210 - Slide 9/35

Analysis

- 12 unknowns: $v_0, ..., v_5, i_0, ..., i_5$
 - 1. Element relationships: 6 equations.

 $v_0 = V_0$ $v_3 = i_3 R_3$ $v_1 = i_1 R_1$ $v_4 = i_4 R_4$ $v_2 = i_2 R_2$ $v_5 = i_5 R_5$

2. KCL at Nodes: 3 equations

a: $-i_0 - i_1 - i_4 = 0$ b: $i_1 - i_2 - i_3 = 0$ d: $i_3 + i_4 - i_5 = 0$ c: $i_0 + i_2 + i_5 = 0$ redundant

3. KVL for loops: 3 equations $L1: -v_0 + v_1 + v_2 = 0$ $L2: v_1 + v_3 - v_4 = 0$ $L3: v_3 + v_5 - v_2 = 0$ $L4: -v_0 + v_4 + v_5 = 0$ redundant

12 unknowns with 12 equations

Chapter 2 , EE2210 - Slide 10/35

A very simple example

- The circuit has two branches, one independent source and one resistor, each with a current and a voltage.
- The goal of our circuit analysis is to find these branch variables.
- Two element laws:
- $i_1 = -I$ and $v_2 = Ri_2$
- The application of KCL at either node yields
- $i_1 + i_2 = 0$
- The application of KVL at either node yields
- $\bullet \quad -v_1 + v_2 = 0$
- we have assigned a polarity to v₁ since we first encounter the sign when traversing the v₁ branch.
- Solve jointly to determine all four branch variables: $-i_1 = i_2 = I$ and $v_1 = v_2 = RI$

A very simple example

- The circuit has two branches, one independent source and one resistor, each with a current and a voltage.
- The goal of our circuit analysis is to find these branch variables.
- Intuitive approach:
- $i_2 = I$ and $v_2 = Ri_2$
- $v_2 = Ri_2 = RI$
- The important message here is that it is not necessary to first assemble all the circuit equations, and then solve them all at once.
- Rather, using a little intuition, it is likely to be much faster to approach the analysis in a different manner.

A very simple example

- The circuit has two branches, one independent source and one resistor, each with a current and a voltage.
- The goal of our circuit analysis is to find these branch variables.
- Intuitive approach:
- $v_2 = V \text{ and } i_2 = v_2 / R$
- $i_2 = V/R$

 It is also important to realize that the physical results of the analysis of the circuit, cannot depend on the polarities of the definitions of the branch variables.

Voltage divider

A voltage divider is an isolated loop that contains two or more resistors and a voltage source in series.

 R_1

 R_2

Chapter 2, EE2210 - Slide 14/35

- Here, we have connected two resistors in series, and connected the pair by some wires to a battery.
- We wish to obtain some arbitrary fraction, say 10%, of the battery voltage at the terminals marked v_2 .
- Want to find the relation between v_2 and the battery voltage V and resistor values, R_1 and R_2 .

Voltage divider

The role of input and output resistance of an amplifier.

Chapter 2 , EE2210 - Slide 15/35

Voltage divider

• 6 unknowns: $v_0, v_1, v_2, \dot{i}_0, \dot{i}_1, \dot{i}_2$ 1. Element relationships: 3 equations.

$$v_0 = -V$$
$$v_1 = i_1 R_1$$
$$v_2 = i_2 R_2$$

2. KCL at Nodes: 2 equations

$$i_0 = i_1$$
$$i_1 = i_2$$

3. KVL for loops: 1 equation

$$v_0 + v_1 + v_2 = 0$$

Chapter 2 , EE2210 - Slide 16/35

Current divider

- A current divider is a circuit with two nodes joining two or more parallel resistors and a current source.
- Here, a current divider with two resistors is shown.
- In this circuits, the resistors share, or divide, the current from the source in proportion to its conductance.
- Want to find the relation between i_2 (or i_1) and the current *I* and resistor values, R_1 and R_2 .

Current divider

Chapter 2 , EE2210 - Slide 18/35

Example for Current divider

• Determine the indicated branch current *i*. i.e. i = ?

This circuit is used in a D/A convertor.

Chapter 2 , EE2210 - Slide 19/35

Equivalent Resistances

A More Complex circuit

Chapter 2 , EE2210 - Slide 21/35

Analysis

- 10 unknowns: $v_1, ..., v_5, i_1, ..., i_5$
 - 1. Element relationships: 5 equations.

$$v_1 = i_1 R_1$$
 $v_4 = i_4 R_4$
 $v_2 = i_2 R_2$ $v_5 = V$
 $v_3 = i_3 R_3$

2. KCL at Nodes: 3 equations

- 3. KVL for loops: 2 equations
 - $L1:-v_5 + v_1 v_2 = 0$ $L2:v_2 + v_3 + v_4 = 0$

Solutions

$$-i_{5} = i_{1} = \frac{R_{2} + R_{3} + R_{4}}{R_{1}(R_{2} + R_{3} + R_{4}) + R_{2}(R_{3} + R_{4})}V$$
$$i_{2} = -\frac{R_{3} + R_{4}}{R_{1}(R_{2} + R_{3} + R_{4}) + R_{2}(R_{3} + R_{4})}V$$
$$i_{3} = i_{4} = \frac{R_{2}}{R_{1}(R_{2} + R_{3} + R_{4}) + R_{2}(R_{3} + R_{4})}V$$

Chapter 2 , EE2210 - Slide 23/35

Solutions

$$\nu_{1} = \frac{R_{1}(R_{2} + R_{3} + R_{4})}{R_{1}(R_{2} + R_{3} + R_{4}) + R_{2}(R_{3} + R_{4})} V$$

$$\nu_{2} = -\frac{R_{2}(R_{3} + R_{4})}{R_{1}(R_{2} + R_{3} + R_{4}) + R_{2}(R_{3} + R_{4})} V$$

$$\nu_{3} = \frac{R_{2}R_{3}}{R_{1}(R_{2} + R_{3} + R_{4}) + R_{2}(R_{3} + R_{4})} V$$

$$\nu_{4} = \frac{R_{2}R_{4}}{R_{1}(R_{2} + R_{3} + R_{4}) + R_{2}(R_{3} + R_{4})} V.$$

$$\nu_{5} = V$$

Chapter 2 , EE2210 - Slide 24/35

Method 2:Intuitive method of analysis: Element combination rules

By applying KCL and KVL, we have

Series resistors

Parallel resistors

Chapter 2 , EE2210 - Slide 25/35

Voltage sources

Current sources

Chapter 2 , EE2210 - Slide 26/35

Collapse then Expand Method

● Collapse (簡化)

Chapter 2 , EE2210 - Slide 27/35

- Expand (展開)
- Find i₁.

• Find v_2 .

$$v_{2} = \frac{\frac{R_{2}(R_{3} + R_{4})}{R_{2} + R_{3} + R_{4}}}{R_{1} + \frac{R_{2}(R_{3} + R_{4})}{R_{2} + R_{3} + R_{4}}}V$$

Chapter 2 , EE2210 - Slide 28/35

Collapse then Expand Method

- Expand (展開)
- Find i_2 and i_3 .

$$i_2 = \frac{v_2}{R_2}$$
$$i_3 = \frac{v_2}{R_2}$$

Center for Advanced Power Technologies National Tsing Hua University, TAIWAN

$$i_3 = \frac{v_2}{R_3 + R_4}$$

• Find v_3 and v_4 .

$$v_3 = i_3 R_3$$

$$v_4 = i_3 R_4$$

Chapter 2 , EE2210 - Slide 29/35

Example

Example

- Determine the network equivalent resistance between terminal A and B.
- We can inject a current I into the network and find (or measure) the voltage between A and B.

Chapter 2 , EE2210 - Slide 31/35

Determine the network equivalent resistance between terminal A and B.

Chapter 2 , EE2210 - Slide 32/35

Delta-Wye Conversion

Determine the *i-v* relationship for two-terminal device

۰

Center for Advanced Power Technologies National Tsing Hua University, TAIWAN

Chapter 2 , EE2210 - Slide 34/35

Conclusion

KVL and KCL

$$\sum_{j} v_{j} = 0 \text{ for Loop}$$
$$\sum_{j} i_{j} = 0 \text{ for Node}$$

- KVL, KCL method of circuit analysis
- Element combination rules

Chapter 2 , EE2210 - Slide 35/35