Part2 B卷

姓名: 林靖 交卷時間 (IP): 2021-06-22 12:00 分數: 26 / 60

很抱歉,測驗結果沒有達到及格門檻 36 分。

溫鏧小提醒

- (0) 此考卷為B卷 請確認自己學號為偶數
- (1) 建議同學準備好計算紙寫考卷時自己標記題號並書寫計算過程除了方便同學檢查自己答案是否有填寫正確之外當題目有連貫性時也可以幫助同學快速回顧之前答題時的想法
- (2) 請同學把握考試時間

不像現場考試 助教沒辦法提醒同學再過幾分鐘收卷 建議同學先把會寫的題目寫完 再回頭處理比較困難的題目

- (3) 填充題務必將答案四捨五入到小數點第一位 (整數也請表示到小數第一位) 有特別標記需要填正負號的題目請不要忘記 單位和科學記號都需要特別注意
- (4) 測試題範例

1+10 = 11.0

10-2-8 = 0.0 (add +/-)

1.5*1.5 = +2.3 (add+/-)


1.2*1.2 = 1.4

題組 (共 3 題)

Problem Set 3-1 單選題 [6pts]

If not otherwise specified, please use the following parameters.

$$\mu_n C_{ox} = 0.25 mA/V^2$$
, $\left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2 = \left(\frac{W}{L}\right)_3 = 100$, $V_{TH} = 0.5 V$, $\lambda = 0$, $V_{DD} = 2 V$, $I_{D1} = I_{D2} = 0.5 mA$, $R_{D1} = R_{D2} = 2 k\Omega$, $R_{S1} = R_{S2} = 2 k\Omega$ $C_{GS} = 1 pF$, $C_{GD} = C_{SB} = C_{DB} = 0.3 pF$, (for each M₁, M₂, and M₃)



In the Circuit E, to get the same voltage gain as Circuit D, the power dissipation will be

- A. higher than Circuit D
- B. lower than Circuit D
- C. same as Circuit D

正確答案: C

In the $Circuit\ E$, if there is no channel length modulation effect in MOS transistors, the output linear swing range compared to the $Circuit\ D$ will be

- A. larger
- B. smaller
- C. the same

....

In the Circuit E, if bias voltage V_{b3} is reduced to make M_2 into triode region, the voltage gain of this circuit will


- A. increase
- B. decrease
- C. no change

題組 (共 3 題)

Problem Set 3-2 填充題 [28pts]

If not otherwise specified, please use the following parameters.

$$\begin{split} &\mu_n \, C_{ox} = 0.25 mA/V^2, \, \left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2 = \left(\frac{W}{L}\right)_3 = 100, V_{TH} = 0.5 V, \lambda = 0, \\ &V_{DD} = 2 V, I_{D1} = I_{D2} = 0.5 mA, \, R_{D1} = R_{D2} = 2 k\Omega, \, R_{S1} = R_{S2} = 2 k\Omega \\ &C_{GS} = 1 pF, C_{GD} = C_{SB} = C_{DB} = 0.3 pF, \text{ (for each M}_1, M}_2, \text{ and M}_3\text{)} \end{split}$$



Please cal	culate the	voltage gain $ V_{out}/V_{in} $ of Circuit D as	10.0	(4分) V/V, and of Circuit
E as	10.0	(4 分) V/V.		_

Please calculate the bias voltage V_{b1} of **Circuit D** as 0.5 **0.7** (4 分) V, and the bias voltage V_{b2} and **lowest bias voltage** V_{b3} of **Circuit E** as 0.5 **0.7** (4 分) V and 0.5 **0.9** (4 分) V, to keep all the transistors in saturation region.

In real case the transistors cannot enter triode region during signal swing. Based on Problem 5, when the input V_{i2} for **Circuit E** is $A_2*\cos\omega t$, please find a V_{b3} voltage 1500.0 1000.0 (4 \mathcal{G}) mV to get the **maximum amplitude** A_2 500.0 50.0 (4 \mathcal{G}) mV. Make sure to keep all the transistors in saturation region when the maximum amplitude signal is applied. (e.g., 5.56=>5.6, 23.32=>23.3)

12


題組 (共 2 題)

Problem Set 3-3 填充題 [20pts]

If not otherwise specified, please use the following parameters.

$$\mu_n C_{ox} = 0.25 mA/V^2$$
, $\left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2 = \left(\frac{W}{L}\right)_3 = 100$, $V_{TH} = 0.5 V$, $\lambda = 0$, $V_{DD} = 2 V$, $I_{D1} = I_{D2} = 0.5 mA$, $R_{D1} = R_{D2} = 2 k\Omega$, $R_{S1} = R_{S2} = 2 k\Omega$ $C_{GS} = 1 pF$, $C_{GD} = C_{SB} = C_{DB} = 0.3 pF$, (for each M₁, M₂, and M₃)

Based on the bias condition in Problem 5, please use these parameters for each active device to calculate the frequency responses of **Circuit D** and **Circuit E**:



Please calculate the poles of **Circuit D**. At node X is ______ (4 分) $x10^8$ rad/sec and node Y is ______ (4 分) $x10^8$ rad/sec.

Please calculate the poles of **Circuit E**. At node I is $(4 \oplus)$ x10⁸ rad/sec, node J is $(4 \oplus)$ x10⁸ rad/sec, and node K is $(4 \oplus)$ x10⁸ rad/sec.

12


題組 (共 3 題)

Problem Set 3-4 單選題 [6pts]

If not otherwise specified, please use the following parameters.

$$\mu_n C_{ox} = 0.25 mA/V^2$$
, $\left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2 = \left(\frac{W}{L}\right)_3 = 100$, $V_{TH} = 0.5 V$, $\lambda = 0$, $V_{DD} = 2 V$, $I_{D1} = I_{D2} = 0.5 mA$, $R_{D1} = R_{D2} = 2 k\Omega$, $R_{S1} = R_{S2} = 2 k\Omega$ $C_{GS} = 1 pF$, $C_{GD} = C_{SB} = C_{DB} = 0.3 pF$, (for each M_1 , M_2 , and M_3)

In **Circuit E**, we enlarge the load resistor R_{D2} for higher gain. If all the transistors are in saturation region,



the pole at node I will be

- A. at higher frequency
- B. at lower frequency
- C. no change

正確答案: C

the pole at node J will be

- A. at higher frequency
- B. at lower frequency

-

正確答案: C
the pole at node K will be
A. at higher frequency
B. at lower frequency
C. no change
Copyright © 2021 National Tsing Hua University. All rights reserved. 本網站僅作學術研究用途,不得從事商業用途,請 尊重智慧財產權 ,避免任何侵權行為,勿上傳/下載未經授權之檔案資料,並依授權規範合理使
用。

C. no change

Please respect the intellectual property rights.

線上: 180 人