

### EECS1010 Logic Design Lecture 6 Registers and Counters

Jenny Yi-Chun Liu jennyliu@gapp.nthu.edu.tw

### Outline



- Digital systems and information
- Boolean algebra and logic gates
- Gate-level minimization
- Combinational logic
- Sequential circuits
- Registers and counters
- Memory

### **Chapter Outline**



- Registers
- Counters



### Registers


### Registers (1/2)



- Register: a collection of binary storage elements
- An n-bit register stores n bit binary information.
- Registers are commonly used to perform data storage and processing.
- A register may have combinational gates to control when and how the new information is transferred into the register.
- Transfer new information into a register is called loading the register.
- Counter: a register that goes through a predetermined sequence of states.


### Register (2/2)

- A register can be viewed as a bitwise extension of a flip-flop.
  - The simplest storage component with n inputs, n outputs, and a clock signal.
  - All flip-flops are driven by a common clock signal.






4-bit register



### Register with Parallel Load




 Load: control when the data is transferred into a register, and how long it will be stored.



### Multiplexer-Based Transfers




 Register may receive data from many different sources at different times.



### **Shift Registers**



- Shift registers move data within the register toward its MSB or LSB position. It shifts one bit at a time.
- In the simplest case, the shift register is simply a set of D flip-flops connected in a row like this:



- . Data output, SO, is often called Serial output
- The vector (A, B, C, SO) is called parallel output
- Generally, input and output can be serial or parallel.


### **Shifter Types**




- Logical shifter: shift the number to the left or right and fills empty spots with 0's.
- Arithmetic shifter: same as logical shifter but on right shift fills empty MSBs with the sign bit (sign extension).
- Barrel shifter: rotate numbers in a circle such that empty spots are filled with the bits shifted off the other end.

# (P,7+P.9) Parallel Load Shift Registers






- Add a MUX between each shift register.
- Data can be shifted or loaded.
- When SHIFT = 0, D<sub>A</sub> and D<sub>B</sub> are loaded into DFF<sub>A</sub> and DFF<sub>B</sub>.




### Serial Adder using DFFs




- Initially, augend in register A and addend in register B.
- Shift control enables the triggering of clock and 1-bit addition of two operands from LSB to MSB.
- A new sum bit is transferred to shift register A.
- A carry-out is transferred to Q.
- Finally, shift control is disabled and the sum is stored in shift register A.






## Left/Right/Load Shift Register







- 1. Ripple
- 2. Synchronous
- 3. BCD
- 4. Ring
  - 5. Johnson




· DFF





· Parallel load, reset/enabling



### Counters


### **Counters**




- Counters are sequential circuits which "count" through a specific state sequence.
- Two distinct types are in common usage:
  - Ripple Counters
    - The output transition of flip-flop serves as a source for triggering other flip-flops
  - Synchronous Counters
    - The clock inputs of all flip-flops receive a common clock




# Ripple Counter 00-201-201-3






Reset






- Clock only connects to the LSB FF.
- At positive edge, A complements
   (A+ = A)
- The clock input of DFF<sub>B</sub> is A




### 2-Bit Downward Ripple Counter Example





### 4-Bit Ripple Up Counter (1/2)






20

## 4-Bit Ripple Up Counter (2/2)



Use DFFs



Synchronous Counters (1/2)

Count enable EN

0000

0001


00\0\

101

1000

- Clock is applied to all FFs. Incrementer
- Formed by incrementer and DFFs.
- AND chain causes complement of a bit if all bits toward LSB from it equal 1.
- XOR complements each bit.
- Count enable (EN) EN=1, count


EN=O , hold o Serial gating: large path delay Clock toward MSB due to serial AND gates. gates. (a) Logic Diagram-Serial Gating




### Synchronous Counters (2/2)



- Replace AND carry chain with ANDs in parallel.
- EN applied at each bit.
- Parallel gating reduce path delay.





# Counter with Parallel Load

Count

- Add path for input data.
  - Enabled for Load = 1
- Add logic to
  - Disable count logic for Load = 1
  - Disable feedback from outputs for Load = 1
  - Enable count logic for Load = 0and Count = 1


The resulting function table:

Lood Count operation

1 X Lood

0 1 Count

0 0 hold




 $D_0$ 



### BCD Counter (1/2)






table


<u>Q8</u>	<u>Q</u> 4	Q2	Q1	<u>Q8</u>	Q4	Q2	Q1	
0	0	0	0	0	0	0	1	
0	0	0	1	0	0	1	0	
0	0	1	0	0	0	1	1	
0	0	1	1	0	1	0	0	
0	1	0	0	0	1	0	1	
0	1	0	1	0	1	1	0	
0	1	1	0	0	1	1	1	
0	1	1	1	1	0	0	0	
1	0	0	0	1	0	0	1	
(1)	(O)	(O)	1)	0	0	0	0	


o If a 4-bit up binary counter is available,




# BCD Counter (2/2)











#### 4

### Ring Counter



- A circular shift register with only one flip-flop being set at any particular time, all others are cleared. (initial value 1000...000)
- The single bit is shifted from one flip-flop to the next to produce the sequence of timing signals






- · Advantage: simple implementation
- · Disadvantage: only represents a states with a FFs.

Ao

# Johnson Counter



 Johnson counter: modified ring counter that the last output is inverted and fed back as the input of the first FF. Johnson counter circulates a stream of ones followed by zeros.



### Counters with Unused States

BCD



- n flops => 2<sup>n</sup> states
- Unused states
  - States that are not used in specifying the FSM, may be treated as don't-care conditions or may be assigned specific next states.

### Self-correcting counters

- Ensure that when a circuit enter one of its unused states, it eventually goes into one of the valid states after one or more clock pulses so that it can resume normal operation.
  - Analyze the circuit to determine the next state from an unused state after it is designed.