

EECS1010 Logic Design Lecture 5 Sequential Circuits

Jenny Yi-Chun Liu jennyliu@gapp.nthu.edu.tw

Outline



- Digital systems and information
- Boolean algebra and logic gates
- Gate-level minimization
- Combinational logic
- Sequential circuits
- Registers and counters
- Memory

Overview



- Introduction
- Storage Element: latches
- ✓ Storage Element: flip-flops
 - Analysis of clocked sequential circuits
 - Design of clocked sequential circuits



Introduction

Introduction to Sequential Circuits



- A sequential circuit contains:
 - Combinational logic
 - Storage element (flip-flops, latches)
- Inputs and present state determine the outputs and next state.
 - Binary information stored in the memory elements defines the state of the sequential circuit.
 - Block diagram of a sequential circuit:



Synchronous vs. Asynchronous Sequential Circuits



6

- Timing of the respective signals differ.
- Synchronous sequential circuit: inputs and state are only defined at discrete time.
- Asynchronous sequential circuit: inputs and state can change at any time.
- Clock: a periodic train of clock pulses generated by timing device and distributed throughout the system.



Setup Time/Hold Time



- Setup time: Input must be maintained at a minimum amount of time prior to the clock edge.
- Hold time: Input must be maintained at a minimum amount of time after the clock edge.

Setup, Hold Time





Storage Elements: Latches

Latches



- Storage element: maintain a binary state indefinitely until directed by an input signal to switch state.
- Most basic storage element: lathes
 - Latches are asynchronous sequential circuit. Its state changes whenever inputs change.
 - Latches have 2 States
 - Common latches: SR latch, D latch

SR Latch



- SR latch can be formed by two cross-coupled NORs or NANDs.
- Two inputs: set(s), reset (R)
- Two states: Q = 1 set state
 Q = 0 reset state
- Under normal conditions, both inputs (R, S) = 0 unless the state is to be changed. Function table $5 R Q Q^{+}$

S	R	Q+	(next state)
0	0	Q	no change
0	I	Ũ	reset
l	0	L	set
l	١	×	undefined





SR Latch with NORs









SR Latch with NANDs



proctice

Under normal conditions, both inputs (R, S) = 1 unless the state is to be changed.







R



L.



Clocked SR Latch (Gated SR Latch)



enabling input
 Control input (C): determines when the state can be changed.





S





C = 1



Storage Elements: Flip-Flops

Flip-Flops Outline



- Level-triggered vs. edge-triggered
- Edge-triggered flip-flop
 - Standard symbols for storage elements
 - Direct inputs



- Trigger
 - The state of a latch or flip-flop is switched by a change of the control input.

Trigger

Level-triggered



- The state transition starts as soon as the clock is logic 1 (positive level-sensitive) or logic 0 (negative levelsensitive) level.
- ₽.
 - Edge-triggered
 - The state transition starts only at positive (positive edgetriggered) or negative edge (negative edge-triggered) of the clock signal.







Edge-Triggered DFF Timing



- A master-slave D flip-flop is formed by two separate latches
 - A master D latch (negative level sensitive)
 - A slave D latch (positive level sensitive)

Direct Inputs



 $\boldsymbol{\mathcal{O}}$

24

- At power up or at reset, all or part of a sequential circuit usually is initialized to a known state before it begins operation.
- The direct input asynchronously sets the flip-flop. •
 - Preset/set: set to 1
 - Reset/clear: set to 0
- The direct input can also be controlled by the clock, called Function table (asynchronous reset) synchronous direct input.





Other Flip-Flop Types

- Four major common FFs
 - SR (set-reset) 不专
 - D (data)
 - JK - T (toggle)) 쟈롱
- Basic descriptors for understanding and using different flip-flop types
 - Characteristic tables
 - Characteristic equations
 - Excitation tables



SR Flip-Flop





JK Flip-Flop

Chavacte (Funct	eristic tion ta	tab ble)	le similar to SRFF
J	K	Q ⁺	(r:reset)
D	0	Q	no change
Ο	1	0	reset
۱.	C	t	set
ι	۱.	Q	complement
$Q^{\dagger} = T Q$	ā+ ka	ch	aracteristic equation
(Practic	e)		

CLOCK: CIK

T Flip-Flop

- TFF behavior
 - Has a single input T
 - For T = 0, no change to state.
 - For T = 1, changes to opposite state.
- Same as a J-K flip-flop with J = K = T.



characteristic equation $Q^+ = \overline{T}Q + \overline{T}Q$

+

 Q^{\dagger}

comb

Summary of Flip-Flops

- Characteristic table: define next state in terms of inputs and current states.
- Characteristic equation: define next state as a Boolean function in terms of inputs and current state.
- Excitation table: define input variables as a function of current state and next state.







Analysis and Design of Sequential Circuits



Synchronous Sequential Circuits





Example: Incrementer

• Increment a count on every clock tick.



Sequential Circuit Analysis



- Obtain a table or diagram for the sequence of inputs, outputs, and internal states
- General model
 - Current State at time (t) is stored in an array of flip-flops
 - Next State at time (t+1) is a Boolean function of State and inputs
 - Outputs at time (t) are a Boolean function of state (t) and (sometimes) inputs (t)
- Analysis procedure
 - Derive excitation (input) equation
 - Derive next-state and output equations
 - Generate next-state and output tables
 - Generate state diagram
 - Develop timing diagram
 - Simulate logic circuit



- From the viewpoint of a truth table:
 - The inputs are Input, Present State
 - The outputs are Output, Next State





- The sequential circuit can be represented in graphical form as a state diagram with the following components:
 - Circle: with the name of the state in it.
 - Directed line: from the present state to the next state.





Sequential Circuit Example I (1/2)

- Input: x(t)
- Output: y(t)
- States: A(t), B(t)
- First, find the inputs of the FFs

 $\begin{array}{l} A^{t}(t) = A(t+1) = A(t) \cdot X(t) + B(t) \cdot X(t) \\ B^{t}(t) = B(t+1) = \overline{A(t)} \cdot X(t) \end{array}$

• Output equation:

 $y(t) = [A(t) + B(t)] \cdot \bar{\chi}(t)$

• Next state equation:

 $A(t+1) = A(t) \cdot X(t) + B(t) \cdot X(t)$

 $B(t+1) = \tilde{A}(t) \cdot X(t)$



. State table				
5 input		ential Cire	cuit Ex	cample I (2/2)
Present State	Input	Next State	Output	· state diagram
A(t) B(t)	x(t)	A(t+1) B(t+1)	y (t)	olo
$\int 0 0$	0	0 0	0	
	1	0 1	0.	State State
0 1	0	0 0	(1)	
0 1	(1)		0	T_{0}^{\prime}
1 0	0	0 0	1	1_0
1 0	(1)	1 0	\mathbf{O}	
1 1	0	0_0		
1 1			0	(State State)
			\smile	
• y(t) = Bx	+Ax			
A BX0001 0 0 0		`		Mealy

t |)

l

0 O



ð

Finite State Machine (FSM)



- A synchronous sequential circuit can be modeled by a finite state machine (FSM).
- Two models for FSM:
 - Moore: outputs are function of only the present state

Mealy: outputs are function of both the present state and inputs





Moore and Mealy Examples

Moore

Mealy



Moore and Mealy Example Tables



Moore

Present	Next State	Output
State	x=0 x=1	
0	0 1	0
1	0 2	0
2	0 2	1

Meal	4		
	Present	Next State	Output
	State	x=0 x=1	x=0 x=1
	0	0 1	0 0
	1	0 1	0 1

Mixed Moore and Mealy Outputs

 In real designs, some outputs may be Moore type and other outputs may be Mealy type.



State Minimization



- State reduction
 - Reductions on the number of flip-flops (states) and the number of gates.
 - For an FSM with m states, we need $\lceil \log_2 m \rceil$ **F**S.
- Steps
 - Find rows in the state table that have identical next state and output entries. They are equivalent state. One of them can be removed.
 - Update the state table reflecting the change. Continue until there is no equivalent state.





State Minimization Example (2/2)

- · Proctice
 - Draw the updated state diagram.

State Assignment

- Each of the *m* states must be assigned a unique binary code. ۲
- Minimum number of bits required is *n* such that $\Gamma \log_2 \sim \neg$ •
- There are useful state assignments that use more than the minimum ۲ number of bits.
- Different state assignments result in different circuits for the intended ٠ FSM.
- . mir. 1) Gray code 2) Counting order [000,001,010,...) 3) One hot There is no easy state-assignment procedure that guarantees a minimal-٠ cost or minimum-delay combinational circuits.

C

- Exploration of all possibilities are impossible
 - Minimum-bit change
 - Prioritized adjacency
 - One-hot encoding

State Assignment Example (1/2)



- Counting Order Assignment: A = 0 0, B = 0 1, C = 1 0, D = 1 1
- The resulting coded state table:

	Present	Next	State	Output		
•	State	x = 0	x = 1	x = 0	x = 1	
Jray	00	00	01	0	0	
(5000	01	00	1011	0	0	
	1.0 11	11,0	1011	0	0	
	11 10	00	01	0	1	

• Gray Code Assignment: A = 0 0, B = 0 1, C = 1 1, D = 1 0

State Assignment Example (2/2)



• One-hot assignment: for m states, use m bits to form the codes that contain only one "1" in each code.

Present	Next	State	Output			
State	x = 0 x =	= 1	x = 0 x = 1			
00-)0001	00- <u>)</u> 000\	ر این (۔ 1 0	0	0		
01->0010	00-000	10-> 0100	0	0		
10->0100	11-)1000	10-)0100	0	0		
11->1000	00->000	01-)0010	0	1		

Choice of Memory Elements



- Given the state table, we need to find the FF input conditions that cause the required transition.
 - Excitation table can be used.
 - SRFFs are used when different signals set/reset FFs.
 - DFFs are good for applications requiring data transfer.
 - TFFs are good for applications involving complementation.
 - Many digital circuits are constructed entirely with JKFFs because of their versatility.

Design Procedure of Clocked Sequential Circuits



1. Specifications

- describe the design.
- 2. Formulation
- obtain a state diagram and state table.
- 3. State minimization.
- 4. State assignment.
- 5. Input and output equations derivation.
- 6. Choose memory elements.
- 7. Map the circuit to the memory and gates (logic diagram).
- 8. Simulation
- 9. Verification

Design Example: Traffic Light Counter



• Spec

- Reset to green in north south direction.
- If light is green or yellow in one direction, it must be red in the other side.
- A light must be yellow between changing from green to red.
- If there is a car waiting at east west (carew=1), make the light green in east west and return to green in north south.



Traffic Light Counter FSM (2/7)



- Four states:
 - gns: green north south (red east west)
 - yns: yellow north south (red east west)
 - gew: green east west (red north south)
 - yew: yellow east west (red north south)
- Input
 - Carew: indicate if there is a car waiting at east west
 - Reset: return to initial state (need not go through yellow)
- Output

– 100 001: NS green, EW red; 001 010 NS red, EW yellow





Traffic Light Counter FSM (4/7)

• State assignment

5

Binar	ry Code	Gray	y Code
State	Encoding	State	Encoding
GNS	00	GNS	00
YNS	01	YNS	01
GEW	10	GEW	11
YEW	11	YEW	10

State Assignment with Gray Code

													_
curren	t state	carew	next	state	next	state			out	put			
s1(t)	s₀(t)	c	s ₁ (t+1)	s₀(t+1)	nsı(t)	ns₀(t)	Ugns	lyns	Irns	lgew	lyew	Irew	P
0	0	0	0	0	0	0	1	0	0	0	0	1	
0	0	1	0	1	0	1	1	0	0	0	0	1	
0	1	0	1	1	1	1	0	1	0	0	0	1	
0	1	1	1	1	1	1	0	1	0	0	0	1	
1	1	0	1	0	1	0	0	0	1	1	0	0	
1	1	1	1	0	1	0	0	0	1	1	0	0	
1	0	0	0	0	0	0	0	0	1	0	1	0	
1	0	1	0	0	0	0	0	0	1	0	1	0	55



Traffic Light Counter FSM (5/7)

Next state equations (use DFFs)

curr	ent state	carew	next	state	excit	excitation output						
s₁(t) s ₀ (t)	с	s ₁ (t+1)	s₀(t+1)	ns₁(t)	ns₀(t)	lgns	lyns	Irns	lgew	lyew	Irew
0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	1	0	1	0	1	1	0	0	0	0	1
0	1	0	1	1	1	1	0	1	0	0	0	1
þ	1	1	1	1	1	1	0	1	0	0	0	1 /
1	1	0	1	0	1	0	0	0	1	1	0	0
1	1	1	1	0	1	0	0	0	1	1	0	Ø
1	0	0	0	0	0	0	0	0	1	0	1	0
1	0	1	0	0	0	0	0	0	1	0	1 /	0
											V	

$s_{1} \underbrace{s_{0}}_{0} \underbrace{s_{1}}_{0} \underbrace{s_{1}}_{0} \underbrace{s_{1}}_{1} \underbrace{s_{1}}_{1} \underbrace{s_{1}}_{1} \underbrace{s_{2}}_{1} \underbrace{s_{1}}_{1} \underbrace{s_{2}}_{1} \underbrace{s_{2}}_{0} \underbrace{s_{1}}_{1} \underbrace{s_{1}}_{1} \underbrace{s_{2}}_{0} \underbrace{s_{1}}_{1} \underbrace{s_{2}}_{1} \underbrace{s_{2}}_{0} \underbrace{s_{1}}_{1} \underbrace{s_{2}}_{1} \underbrace{s_{2}}_{$

currer	nt state	carew	next	state	excit	ation	n output					
s ₁ (t)	s₀(t)	c	s ₁ (t+1)	s ₀ (t+1)	ns₁(t)	ns₀(t)	lgns	lyns	Irns	lgew	lyew	Irew
0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	1	0	1	0	1	1	0	0	0	0	1
0	1	0	1	1	1	1	0	1	0	0	0	1
0	1	1	1	1	1	1	0	1	0	0	0	1
1	1	0	1	0	1	0	0	0	1	1	0	0
1	1	1	1	0	1	0	0	0	1	1	0	0
1	0	0	0	0	0	0	0	0	1	0	1	0
1	0	1	0	0	0	0	0	0	1	0	1	0





Traffic Light Counter FSM (7/7)

Excitation equation (Input equation)

$$ns_1 = s_0$$

$$ns_0 = cs'_1 + s'_1 s_0 = (c + s_0)s'_1$$

Output equation

 $lgns = s'_1 s'_0$ $lyns = s'_1 s_0$ $lrns = s_1$ $lgew = s_1 s_0$ $lyew = s_1 s'_0$ $lrew = s'_1$





```
    one input : X
    one output : Z.
    clock
    ('reset, set)
```

Sequence Recognizer Example (2/3)



- Starting in the initial state (arbitrarily named "A"):
 - Add a state that recognizes the first "1".
 - State "A" is the initial state, and state "B" is the state which represents the fact that the "first" one in the input subsequence has occurred. The output symbol "0" means that the full recognized sequence has not yet occurred.
 Io
 <li
 - Output 1 on the arc from D means the sequence has been recognized.

Sequence Recognizer Example (3/3



- The state have the following abstract meanings:
 - A: no proper sub-sequence of the sequence has occurred
 - B: the sub-sequence 1 has occurred
 - C: the sub-sequence 11 has occurred
 - D: the sub-sequence 110 has occurred
 - the 1/1 on the arc from D to B means that the last 1 has occurred and thus, the sequence is recognized



Formulation: Find State Table

Present	Next State	Output
State	x=0 x=1	x=0 x=1
A	A B	00
В	A C	00
C	DC	ට ට
D	A B	0

Example: Moore Model for Sequence

- For the Moore Model, outputs are associated with states.
- We need to add a state "E" with output value 1 for the final 1 in the recognized input sequence.
- The Moore model for a sequence recognizer usually has *more states* than the Mealy model.



Example: Moore Model (2/3)



- We mark outputs on states for Moore model.
- Arcs now show only state transitions.
- The new state, E produces the same behavior in the future as state B, but it gives a different output at the present time. Thus these states do represent a *different abstraction* of the input history.



Proctice Example: Moore Model (3/3)

· State table

Present	Next State	Output
State	x=0 x=1	У
Α		
В		
С		
D		
E		

· Equations.

· logic diagram.

Sequence Recognition Design Example (1/2)

- ・ Use Mealy model (p bょ)
- Use counting order state assignment





$$rac{1}{2}$$

o Example. Design a serial odd parity generator. Two inputs: x (serial data input) Y (y=1 indicating the end of the sequence)

