



# EECS1010 Logic Design

## Lecture 4 Combinational Logic

Jenny Yi-Chun Liu

[jennyliu@gapp.nthu.edu.tw](mailto:jennyliu@gapp.nthu.edu.tw)



# Outline

- Digital systems and information
- Boolean algebra and logic gates
- Gate-level minimization
- Combinational logic
- Sequential circuits
- Registers and counters
- Memory




# Chapter Outline

- Combinational circuits
- Analysis of combinational circuits
- Design of combinational circuits
- Binary adders and subtractors
- Binary multiplier
- Decoders
- Encoders
- Multiplexers
- Arbiters
- Comparators
- Shifters



# Logic Circuits for Digital Systems


1. • Combinational circuits
  - Outputs at any time are determined directly and only by the present inputs.
2. • Sequential circuits
  - Circuits that employ memory elements and combinational logic gates.
  - Outputs are determined by the present inputs and the state of the memory cells.






# Closure

- Combinational circuits are closed under acyclic composition.



- Cyclic composition of combinational logic circuits
  - The feedback variable can remember the history of the circuits.
  - Sequential circuits.





# Analyze of combinational circuits



# Analyze a Combinational Circuit

- Analysis procedure
  - Make sure the given circuit is combinational
    - No **feedback path** or **memory element**
  - Derive the corresponding **Boolean functions**
  - Derive the corresponding **truth table**
  - Verify and analyze the design
    - Logic simulation (waveforms)
  - Explain the function



# Derivation of Boolean Function

- Label all gate outputs that are functions of the input variables only. Determine the functions.
- Label all gate outputs that are functions of the input variables and previously labeled gate outputs, and find the functions.
- Repeat previous step until all the primary outputs are obtained.



# Example: Derivation of Boolean Function

$F_1, F_2 (A, B, C)$

$$F_1 (A, B, C) = T_2 + T_3$$

$$T_2 = A \cdot B \cdot C$$

$$\text{?} T_2 = T_1 \cdot F_2'$$

$$T_1 = A + B + C$$


$$F_2 = AB + AC + BC$$

$$F_1 = ABC + T_1 \cdot \overline{F_2}$$

$$= ABC + (A+B+C) \cdot$$

$$(AB+AC+BC)'$$

$$= ABC + (A+B+C)(\bar{A}+\bar{B})(\bar{A}+\bar{C})(\bar{B}+\bar{C}) = ABC + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C}$$



$$\begin{array}{r}
 & + \\
 & | \\
 1 & + 1 \\
 \hline
 1 & 0 \\
 \end{array}
 \quad \text{carry sum}$$



# Derivation of Truth Table

- For  $n$  input variables
  - List all the  $2^n$  input combinations from 0 to  $2^n-1$ .
  - Partition the circuit into small single-output blocks and label the output of each block.
  - Obtain the truth table of the blocks depending on the input variables only.
  - Proceed to obtain the truth tables for other blocks that depend on previously defined truth tables.



# Design of combinational circuits



# Design Procedure

1. Specification: From the specifications, determine the inputs, outputs, and their symbols.
2. Formulation: Derive the truth table (functions) from the relationship between the inputs and outputs
3. Optimization: Derive the simplified Boolean functions for each output function. Draw a logic diagram or provide a netlist for the resulting circuits using AND, OR, and inverters.
4. Technology Mapping: Transform the logic diagram or netlist to a new diagram or netlist using the available implementation technology.
5. Verification: Verify the design.

# Design Example: A BCD-to-Excess-3 Converter (1/3)



## 1. Specifications


- input (ABCD), output (wxyz) (MSB to LSB)
- ABCD: 0000 ~ 1001 (0~9)

## 2. Formulation

2. Truth table


Input				Output			
BCD code				Excess-3 code			
A	B	C	D	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x <sub>13</sub>

# Design Example: A BCD-to-Excess-3 Converter (2/3)



## 3. Optimization



w:  $\sum m(0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15)$




$$w = A + BD + BC$$

$$x = \overline{B}D + \overline{B}C + B\overline{C}\overline{D}$$

x:  $\sum m(0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15)$



$$y = \overline{CD} + CD$$




$$z = \overline{D}$$

# Design Example: A BCD-to-Excess-3 Converter (3/3)




## 4. Technology mapping

- NAND only



$$w = \bar{A} + BD + BC$$

↑



$$x = \bar{B}D + \bar{B}C + B\bar{C}\bar{D}$$

$$\begin{aligned} \bar{\bar{c}}_0 &= \bar{D} \\ c_0 &= D \end{aligned}$$

$$y = \bar{c}\bar{D} + cD$$

$$D \rightarrow D - 3$$

$$3 = \bar{D}$$



$$A - \underline{B} = A + \underbrace{(-B)}$$

• 4/25 (Tue):  
midterm 2

• 4/18 (Tue):  
quiz 2, 2:20pm -

## Binary adders and subtractors

- Half adders (HA)
- Full adders (FA)
- Ripple-carry adders (RCA)
- Carry lookahead adders (CLA)



# Half Adder and Full Adder (1/2)

- Half adder:

- 2 inputs: X, Y
- 2 outputs: S (sum), C(carry)

$$\begin{array}{r} x \\ + y \\ \hline c \ s \end{array}$$

Truth table

x	y	s	c
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$= x \oplus y$$

$$c = x \cdot y$$

- Full adder:

- 3 inputs: X, Y, Cin (carry from previous digit)
- 2 outputs: S (sum), C(carry)

Truth table

x	y	Cin	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	Cin	00	01	11	10
0	0	0	0	1	0	1
1	0	1	1	0	1	0

$$\begin{array}{r} \text{Cin} \\ \text{x} \\ \text{y} \\ + \\ \hline c \ s \end{array}$$

$$s = x \oplus y \oplus \text{Cin}$$


x	y	Cin	00	01	11	10
0	0	0	0	0	1	0
1	0	1	1	1	1	1

$$\begin{aligned} c &= xy + x\text{Cin} + y\text{Cin} \\ &= xy + (x \oplus y) \cdot \text{Cin} \end{aligned}$$





# Half Adder and Full Adder (2/2)

Half adder




Full adder






# Full Adder Implementation with Half Adders





# Unsigned 4-Bit Ripple Carry Adders (1/2)

- An unsigned four-bit ripple carry adder made from four 1-bit full adders:



- The computation time of an n-bit ripple carry adder grows linearly with length n due to the carry chain (critical path),



# Unsigned 4-Bit Ripple Carry Adders (2/2)

✓

$$S_i = f(A_i, B_i, C_i) = A_i \oplus B_i \oplus C_i$$

✓

$$C_{i+1} = g(A_i, B_i, C_i) = A_i \cdot B_i + B_i \cdot C_i + C_i \cdot A_i$$

✓  $S_0 = f(A_0, B_0, C_0)$

✓  $C_1 = g(A_0, B_0, C_0)$

$$S_1 = f(A_1, B_1, C_1)$$

$$C_2 = g(A_1, B_1, C_1)$$

$$S_2 = f(A_2, B_2, C_2)$$


$$C_3 = g(A_2, B_2, C_2)$$

$$S_3 = f(A_3, B_3, C_3)$$


$$C_4 = g(A_3, B_3, C_3)$$



# Multiple Bit Notation




(a)




(b)

$F[3:0]$



(c)





# Carry Lookahead Adders (1/3)

For a full adder,  $C_{i+1} = x_i \cdot y_i + x_i \cdot C_i + y_i \cdot C_i$

$$\begin{aligned}
 G_i &= x_i \cdot y_i &= \cancel{x_i \cdot y_i} + (\cancel{x_i \oplus y_i}) \cdot C_i \\
 \text{Carry generate} &= x_i \cdot y_i + (x_i \oplus y_i) \cdot [ & \\
 &\quad x_{i-1} \cdot y_{i-1} + (x_{i-1} \oplus y_{i-1}) \cdot C_{i-1}] \\
 &= G_i + P_i \cdot C_i
 \end{aligned}$$

$$\begin{array}{r}
 C_{i+1} \quad C_i \\
 \cancel{x_i \cdot 0} \\
 \cancel{y_i \cdot 1} \\
 \hline
 S_i
 \end{array}$$

$$S_i = x_i \oplus y_i \oplus C_i$$

$$= P_i \oplus C_i \qquad P_i = x_i \oplus y_i$$

Carry  
propagate




## Carry Lookahead Adders (2/3)

$$\begin{array}{r}
 & \checkmark \\
 \begin{array}{cccc} C_2 & C_1 & C_0 \\ x_2 & x_1 & x_0 \end{array} \\
 + \begin{array}{cccc} y_2 & y_1 & y_0 \\ \hline s_2 & s_1 & s_0 \end{array}
 \end{array}$$

$$\begin{aligned}
 C_3 &= x_2 y_2 + (x_2 \oplus y_2) \cdot C_2 \\
 &= x_2 y_2 + (x_2 \oplus y_2) \cdot [x_1 y_1 + (x_1 \oplus y_1) \cdot C_1] \\
 &= x_2 y_2 + (x_2 \oplus y_2) \cdot [x_1 y_1 + (x_1 \oplus y_1) \cdot \\
 &\quad (x_0 y_0 + (x_0 \oplus y_0) \cdot C_0)] \\
 C_3 &= G_2 + P_2 [G_1 + P_1 \cdot (G_0 + P_0 \cdot C_0)]
 \end{aligned}$$

4-bit CLA

## Carry Lookahead Adders (3/3)





$A + B$

$$A - B = A + \underline{(-B)}$$


# Binary Adder/Subtractor

- Binary subtraction can be performed by adding the minuend to the 2's complement of the subtrahend.

$$\begin{array}{r}
 \text{B} \quad M \quad b \\
 \hline
 0 \quad 0 \quad 0 \quad \text{addition} \\
 0 \quad 1 \quad 1 \\
 1 \quad 0 \quad 1 \\
 \hline
 1 \quad 1 \quad 0
 \end{array}$$

$M=0$  add

$M=1$  sub





# Decimal Adders



# Decimal Adders (1/3)

- Addition of 2 decimal digits in BCD
  - $\{C_{out}, S\} = A + B + C_{in}$ 
    - $S = S_8 S_4 S_2 S_1$ ,  $A = A_8 A_4 A_2 A_1$ ,  $B = B_8 B_4 B_2 B_1$
  - A digit in BCD cannot exceed 9, add 6 (0110) for final correction.
- Case 1: sum  $\leq 9$ , then the sum is correct.
- Case 2: sum  $> 9$ , add “6” (0110<sub>2</sub>) to the sum.

• Case 1:

$$\begin{array}{r}
 & 0001 \text{ (+1)} \\
 + & 0100 \text{ (+4)} \\
 \hline
 & 0101 \text{ (+5)}
 \end{array}$$

• Case 2:

$$\begin{array}{r}
 & 1000 \text{ (+8)} \\
 + & 1001 \text{ (+9)} \\
 \hline
 & 10001 \text{ (+17) binary}
 \end{array}$$
  

$$\begin{array}{r}
 + & 0110 \\
 \hline
 & 00010111 \text{ BCD}
 \end{array}$$

1      7

Decimal value	BCD digit
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

(+10)

1 0 1 0

(binary)




0 0 0 | 0 0 0 0

(BCD) ↴

(+11)




## Decimal Adders (2/3)





# Decimal Adders (3/3)





o Multiplication/ division by  $2^n$

⇒ shift left / right  $n$  digits

$$b[3:0] \times \underset{\text{binary}}{100} = b[3:0]00$$

$$b[3:0] \div 100 = b_3 b_2.b_1 b_0$$

## Binary Multiplier




# Multiply/Divide by 2

- Multiplication/division by  $2^n$ 
  - Shift left/right



# M-Bit x N-Bit Multiplication


$$P = \left( \sum_{j=0}^{M-1} y_j 2^j \right) \left( \sum_{i=0}^{N-1} x_i 2^i \right) = \sum_{i=0}^{N-1} \sum_{j=0}^{M-1} x_i y_j 2^{i+j}$$






# 2-Bit x 2-Bit Binary Multiplier

$$\begin{array}{r}
 & B_1 & B_0 \\
 & \times & \\
 A_1 & & A_0 \\
 \hline
 & B_1 A_0 & B_0 A_0 \\
 \\ 
 & + B_1 A_1 & B_0 A_1 \\
 \hline
 C_3 & C_2 & C_1 & C_0
 \end{array}$$




$B[3:0]$      $A[2:0]$

## 4-Bit x 3-Bit Binary Multiplier





# Array Multiplier





# Decoders



# One-Hot Representation

- Represent a set of N elements with N bits.
- Exactly one bit is set.

Binary	One-hot <sup>code</sup>
$A_2 A_1 A_0$ 000	$D_7 D_6 \dots D_0$ 00000001
001	00000010
010	00000100
011	00001000
100	00010000
101	00100000
110	01000000
111	10000000



$x \xrightarrow{EN} F = x$  Enabling Function

- Enabling permits an input signal to pass through to an output.
  - When  $EN = 0$ , buffer is disabled,  $F = 0$ .
  - When  $EN = 1$ , buffer is enabled,  $F = X$ .


EN	X	F
0	0	0
0	1	0
1	0	0
1	1	1

$\left. \begin{array}{l} \\ \\ \end{array} \right) \text{disabled}$  In general, when a block is disabled, the output can be a fixed value or high impedance.

$\left. \begin{array}{l} \\ \\ \end{array} \right) \text{enabled}$   $F = X$



$$F = EN \cdot X$$





# Decoding


*binary code → one-hot code*

- n-to-m line decoder: the conversion of an  $n$ -bit input code to an  $m$ -bit output code with  $n \leq m \leq 2^n$  such that each valid code word produces a unique output code.
  - Output variables are mutually exclusive. Only one output can be 1 at a time.
  - Binary to one-hot decoder.
- Circuits that perform decoding are called *decoders*.
- A binary one-hot decoder converts a symbol from binary code to one-hot code.

Binary input a to one-hot output b

$$b[i] = 1 \text{ if } a = i$$

$$b = 1 << a$$






# Decoder Examples

- 1-to-2-Line Decoder

$A$	$D_1$	$D_0$
0	0	1
1	1	0

$$D_0 = \bar{A}$$

$$D_1 = A$$




- 2-to-4-Line Decoder

- Two 1-to-2 line decoders + 4 ANDPs

$A_1$	$A_0$	$D_0$	$D_1$	$D_2$	$D_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

(a)





# Decoder Expansion

- **3-to-8-line decoder**
  - Number of output ANDs = 8
  - Number of inputs to decoders driving output ANDs = 3
  - Closest possible split to equal
    - ✓ 2-to-4-line decoder
    - ✓ 1-to-2-line decoder
  - 2-to-4-line decoder
    - Number of output ANDs = 4
    - Number of inputs to decoders driving output ANDs = 2
    - Closest possible split to equal
      - Two 1-to-2-line decoders

Truth table  
page 33.

## 3-to-8 Line Decoder (1/2)

- $A_2 \rightarrow D_0 \rightarrow \bar{A}_2$
- $A_1 \rightarrow D_0 \rightarrow \bar{A}_1$
- $A_0 \rightarrow D_0 \rightarrow \bar{A}_0$

$A_2$	$\neg$	$D_7 = A_2 A_1 A_0$
$A_1$	$\neg$	$D_6 = A_2 A_1 \bar{A}_0$
$A_0$	$\neg$	$D_5 = A_2 \bar{A}_1 A_0$
	$\neg$	$D_4 = A_2 \bar{A}_1 \bar{A}_0$
	$\neg$	$D_3 = \bar{A}_2 A_1 A_0$
	$\neg$	$D_2 = \bar{A}_2 A_1 \bar{A}_0$
	$\neg$	$D_1 = \bar{A}_2 \bar{A}_1 A_0$
	$\neg$	$D_0 = \bar{A}_2 \bar{A}_1 \bar{A}_0$






$A_1 \ A_0$   
1 0

0100

## 3-to-8 Line Decoder (2/2)







# 7-to-128 Line Decoder (1/2)

- 7-to-128-line decoder
  - Number of output ANDs = 128
  - Number of inputs to decoders driving output ANDs = 7
  - Closest possible split to equal
    - 4-to-16-line decoder
    - 3-to-8-line decoder
  - 4-to-16-line decoder
    - Number of output ANDs = 16
    - Number of inputs to decoders driving output ANDs = 2
    - Closest possible split to equal
      - 2 2-to-4-line decoders




## 7-to-128 Line Decoder (2/2)



$$\begin{aligned}
 & x_{15} = \overline{D} - D_{127} \\
 & y_7 = \overline{D} - D_{126} \\
 & x_{15} = \overline{D} - D_{126} \\
 & y_6 = \overline{D} - D_{125} \\
 & \vdots \\
 & \vdots \\
 & x_0 = \overline{D} - D_1 \\
 & y_1 = \overline{D} - D_0
 \end{aligned}$$

Practice :  
gate input ?



# Advantages of Dividing Large Decoder

6-to-64

$D_{63} \sim D_0$


$$D_{63} = A_5 A_4 A_3 A_2 A_1 A_0$$

$$D_{62} = A_5 A_4 A_3 A_2 A_1 \bar{A}_0$$

,

:

- 6-to-64 decoder requires
  - 64 6-input AND gates (384 inputs)
- 6-to-64 decoder using 2-to-4 decoders requires
  - 12 2-input AND gates (24 inputs)
  - 64 3-input AND gates (192 inputs)
- Faster, smaller, lower power






# Combinational Logic

## Implementation with Decoders (1/2)

- Any combinational circuit with  $n$  inputs and  $m$  outputs can be implemented with an  $n$ -to- $2^n$  decoder and  $m$  OR gates.
- Example:  $F(x,y,z)=\Sigma(1,2,4,7)$





# Combinational Logic

## Practice Implementation with Decoders (2/2)

- Example: 3-bit prime detector

$$F(x,y,z) = \Sigma(1,2,3,5,7)$$



# Encoders



# Encoding

- Encoding: the opposite of decoding - the conversion of an  $m$ -bit input code to a  $n$ -bit output code with  $n \leq m \leq 2^n$  such that each valid code word produces a unique output code.
- Circuits that perform encoding are called *encoders*.
- An encoder has  $2^n$  (or fewer) input lines and  $n$  output lines which generate the binary code corresponding to the input values.
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears.




# A 4-to-2 Encoder

$A_3$	$A_2$	$A_1$	$A_0$	$B_1$	$B_0$
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1
0	0	0	0	x	x

$$B_1 = A_3 + A_2$$

$$B_0 = A_3 + A_1$$






# Design a Larger Encoder

16-to-4

- Additional summary output (High bits) is true if any input of the encoder is true.
- First rank encodes low bits, second rank encodes high bits.

$h_3$	$h_2$	$h_1$	$h_0$	$b_3$	$b_2$
1	0	0	0	1	1
0	1	0	0	1	0
0	0	1	0	0	1
0	0	0	1	0	0






$a_{15}$	$a_{14}$	$a_{13}$	$a_{12}$	$a_{11}$	$a_{10}$	$a_9$	$a_8$	$a_7$	$a_6$	$a_5$	$a_4$	$a_3$	$a_2$	$a_1$	$a_0$	$b_3$	$b_2$	$b_1$	$b_0$	
0	0	-	-								0	0	0	1		0	0	0	0	
0	0	-	-	-							0	0	1	0		0	0	0	1	
0	0	-	-	-	-						0	1	0	0		0	0	1	0	
0	0	-	-	-	-						1	0	0	0		0	0	1	1	
<hr/>																				
											0	0	0	1	0		0	1	0	
											0	0	1	0			0	1	0	
											0	1	0	0			0	1	1	
											1	0	0	0			1	0	0	
<hr/>																				
											0	0	0	1	0		1	0	0	
											0	0	1	0			1	0	0	
											0	1	0	0			1	0	1	
											1	0	0	0			1	0	1	
<hr/>																				
											0	0	0	1	0	-	-	1	1	0
											0	0	1	0	0	-	-	1	1	0
											0	1	0	0	-	-	-	1	1	0
											1	0	0	0	-	-	-	1	1	1



# 8-to-3 Line Encoder

input  $a[7:0]$ , output  $b[2:0]$       h: high bit

$a_7$	$a_6$	$a_5$	$a_4$	$a_3$	$a_2$	$a_1$	$a_0$	$b_2$	$b_1$	$b_0$
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	1	0	0	1	0
0	0	0	0	0	1	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	1	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1






多工

# Multiplexers



# Multiplexers

- Multiplexer: select one binary information from  $n$  inputs.
  - $n$  k-bit inputs
  - n-bit one hot select signal  $s$
- Multiplexers are used as data selectors.





# One Hot vs. Binary Select

- One hot: n k-bit input lines, one n-bit control line

3-to-1  
mux

S	b
0 0 1	a <sub>0</sub>
0 1 0	a <sub>1</sub>
1 0 0	a <sub>2</sub>
( )	

- Binary select: n k-bit input lines, one m-bit control line

3-to-1  
mux

S	b
0 0	a <sub>0</sub>
0 1	a <sub>1</sub>
1 0	a <sub>2</sub>
1 1	x
( )	

binary




(binary select)

## 2-to-1 Multiplexer (1/2)

- The multiplexer circuit shown:
  - 1:2-line decoder
  - 2 enabling circuits
  - 2-input OR gate
- To obtain a basis for multiplexer expansion, we combine the Enabling circuits and OR gate into a  $2 \times 2$  AND-OR circuit:
  - 1:2-line decoder
  - $2 \times 2$  AND-OR
- In general, for an  $2^n:1$ -line multiplexer:
  - $N:2^n$  line decoder       $n = \log_2 w$
  - $2^n \times 2$  AND-OR

		Two 2-input ANDPs				$a_3 \overline{d_3} \rightarrow D$
		$a_3$	$a_2$	$a_1$	$a_0$	$d_3 \overline{d_2} \overline{d_1} \overline{d_0} \rightarrow D$
S		0 0	0 0	0 1	1 0	0 1 0 0
0 0		1	0	0	0	$d_3 \overline{d_2} \overline{d_1} \overline{d_0} \rightarrow D$
0 1		0	1	0	0	$d_3 \overline{d_2} d_1 \overline{d_0} \rightarrow D$
1 0		0	0	1	0	$d_3 \overline{d_2} \overline{d_1} d_0 \rightarrow D$
1 1		0	0	0	1	$d_3 \overline{d_2} \overline{d_1} \overline{d_0} \rightarrow D$
						$d_0$




① binary select 2-to-1 mux  
Truth table

S	a <sub>1</sub>	a <sub>0</sub>	b
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$$b = a_0$$


$$b = a_1$$

② K-map .  $b = f(s, a_1, a_0)$



$$b = \bar{s}a_0 + s.a_1$$

③ logic diagram



2x2-input AND-OR

2-to-1 dec

enabling

# 2-to-1 Multiplexer (2/2)






# 4:1 Multiplexer (1/2)

*binary select*


- 2:2<sup>2</sup>-line decoder
- 2<sup>2</sup> x 2 AND-OR





# 4:1 Multiplexer (2/2)



S[3:0]: one hot




AND-OR implementation



3-state buffer implementation





# Quadruple 2:1 MUX (4-Bit 2:1 MUX)





# K-Bit n:1 MUX

*Symbol*






# 16-1 Large Binary Select MUX

- Larger binary select MUX can be constructed from smaller binary select MUXes.
- 16:1 MUX can be constructed from five 4:1 MUXes.

$s_{b_3}$	$s_{b_2}$	$s_{b_1}$	$s_{b_0}$	$b$
0	0	0	0	$a_0$
0	0	0	1	$a_1$
0	0	1	0	$a_2$
0	0	1	1	$a_3$
0	1	0	0	$a_4$
0	1	0	1	$a_5$
0	1	1	0	$a_6$
0	1	1	1	$a_7$




# Boolean Function Implementation with a MUX (1/2)



$$F(x, y, z) = \sum(1, 2, 6, 7)$$

$x$	$y$	$z$	$F$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

- $x, y$ : select inputs
- $z$ : data input



# Boolean Function Implementation with a MUX (2/2)



- Assign an ordering sequence of the  $n-1$  input variables  $(x,y)$  to the selection input of MUX.
- The last variable  $(z)$  will be used for the input lines.
- Construct the truth table.
- Consider a pair of consecutive minterms starting from  $m_0$ .
- Determine the input lines according to the last variable  $(z)$  and output signals  $(F)$  in the truth table.



# Arbiters and Priority Encoders



# Arbiters


- Arbiter handles requests from multiple devices to use a single resource.
  - Also called find-first-one (FF1) unit.
  - Accepts an arbitrary input signal  $r$  and outputs one-hot signal  $g$  to indicate the least significant 1 (or the most significant 1) of the input.
- Example: input 01011100
  - Output: 00000100 (least significant 1)
  - Output: 01000000 (most significant 1)



<u>inputs</u>	$r[i]$	$w[i]$	$g[i]$	<u>outputs</u>	$w[i+1]$
0	0	0	0	0	
0	1	0	0	1	
1	0	0	0	0	
1	1	1	1	0	

$w[i]$ : no one yet

when  $w[i]=1$ , it means there is no "1" yet.






✓  $g[i] = r[i] \cdot w[i]$

✓  $w[i+1] = \overline{r[i]} \cdot w[i]$



# Arbiters Implementation



Using lookahead

$$g_0 = f(r_0, r_1, r_2, r_3)$$

$g_1$   
 $g_2$   
 $g_3$




# Priority Encoder (1/2)

- If more than one input value is 1, then the encoder just designed does not work.
- One encoder that can accept all possible combinations of input values and produce a meaningful result is a *priority encoder*.
- Among the 1s that appear, it selects the most significant input position (highest priority) containing a 1 and responds with the corresponding binary code for that position.



## Priority Encoder (2/2)







# Comparators



# Equality Comparator





# Magnitude Comparator (1/2)

- Compare two numbers A and B

– Three possible results ( $A > B$ ,  $A = B$ ,  $A < B$ )

- Design approach for n-bit numbers

– By truth table (need  $2^{2n}$  rows, not practical)

– By algorithm to build a regular circuit

- $A = A_3A_2A_1A_0$ ,  $B = B_3B_2B_1B_0$

- $A = B$  if  $A_3 = B_3, A_2 = B_2, A_1 = B_1, A_0 = B_0$

- Equality  $x_i = A_iB_i + A_i'B_i'$ ,  $(A = B) = x_3x_2x_1x_0$

- $(A > B) = A_3B_3' + x_3A_2B_2' + x_3x_2A_1B_1' + x_3x_2x_1A_0B_0'$

- $(A < B) = A_3'B_3 + x_3A_2'B_2 + x_3x_2A_1'B_1 + x_3x_2x_1A_0'B_0$

$A > B$     $A = B$     $A < B$

when  $A > B$    |   0   0

when  $A = B$    0   1   0

when  $A < B$    0   0   1



$$A = A_3 A_2 A_1 A_0, \quad B = B_3 B_2 B_1 B_0$$

$A > B$

① when  $A_3 > B_3, \quad A_3 = 1, \quad B_3 = 0$


② when  $A_3 = B_3 \left( \overline{A_3 \oplus B_3} = 1 \right), \quad A_2 = 1, \quad B_2 = 0$

③ when  $A_3 = B_3, \quad A_2 = B_2, \quad A_1 = 1, \quad B_1 = 0$

④ when  $A_3 = B_3, \quad A_2 = B_2, \quad A_1 = B_1, \quad A_0 = 1, \quad B_0 = 0$



# Magnitude Comparator (2/2)





# Shifters



# Shifters

- Shifter: shifts one bit to the left or right at a time.

- Logical shifter: shift the number to the left or right and fills empty spots with 0's.

– Example: 1101

$$\text{LSR } 1 = 0110$$



- Arithmetic shifter: same as logical shifter but on right shift fills empty MSBs with the sign bit (sign extension).

– Example: 1101

$$\text{LSR } 1 = 1110$$



- Barrel shifter: rotate numbers in a circle such that empty spots are filled with the bits shifted off the other end.

– Example: 1101

$$\text{LSR } 1 = 1110$$

