## 1 林致佑

- (a) 2M x 16
- 2^10 = 1024 -> take 2^10 as the binary approximation of kilo- (1000 multiplier) 2M = 2 \* 2^20 = 2^21, so 2M x 16 takes 21 address lines and 16 input and 16 output lines
- Number of bits stored in the memories: 2M x 16: 2M = 2^21 = 2,097,152 words. Each word is 2 bytes = 16 bits, so the total number of bits is 2^21\*16
- (b) 32K x 4
- 1. 32K = 2^5 \* 2^10 = 2^15, so 32K x 4 takes **15 address lines** and **4 input and 4 output lines**
- Number of bits stored in the memories: 32K x 4: 32K = 2^15 = 32,768 words. Each word is 4 bits, so the total number of bits is 2^15\*4

## 2徐浩庭

題目要求為8X8 => I0~I7 為Inputs, O0~O7 為outputs

4X4 RAM為 2-to-4-lines decoder

因此有兩個 Address inputs(A0,A1), 而A2為 Memory enablem用於控制A0及A1, 當A2=0時 Address inputs(A0,A1)=0, A2=1時Address inputs(A0,A1)=1。



3呂政和

3. (a) bit position || z 3 4 5 b 7 8 9 (0 || |z 0 | | 0 0 | 0 0 0 | | 0 || 0 0 | 0 0 0 0 | | 0  $C_1 = XOR of bits (1, 3, 5, 7, 9, 11)$   $= 0 \oplus | \oplus D \oplus D \oplus D \oplus 0 \oplus 1 = D$   $C_2 = XOR of bits (2, 3, 6, 7, 10, 11)$   $= | \oplus | \oplus | \oplus D \oplus | \oplus | = |$   $C_4 = XOR of bits (4, 5, 6, 7, 12)$   $= D \oplus D \oplus | \oplus D \oplus D = |$   $C_8 = XOR of bits (8, 9, 10, 11, 12)$   $= D \oplus D \oplus | \oplus | \oplus D = D$   $C = C_8C_4C_4C_1 = 0||0 = b \Rightarrow error The bit b$   $\Rightarrow 0||000000||D$  $\Rightarrow 0riginal data = |0000|[0]$  (b) bit position 1 2 3 4 5 6 7 8 9 (0 11 12 1 0 1 1 0 1 1 0 1 0 0

$$C_{1} = XOR \text{ of bits} (1, 3, 5, 7, 9, 11)$$

$$= | e | e | e | e | e | e 0 e 0 = 0$$

$$C_{2} = XOR \text{ of bits} (2,3,6,7,10,11)$$

$$= 0 e | e 0 e | e | e 0 = 0$$

$$C_{4} = XOR \text{ of bits} (4,5,6,7,12)$$

$$= | e | e 0 e | e 0 = 0$$

$$C_{8} = XOR \text{ of bits} (8,9,10,11,12)$$

$$= | e 0 e | e 0 e 0 = 0$$

$$C = C_{8}C_{4}C_{4}C_{5} = 0|10 = b \Rightarrow error \text{ Th bit } b$$

$$\Rightarrow 10|1||1|10|00$$

$$Driginal data = |1||0|00$$

4. The number of words = 64 k = 2'. 2" = ລ<sup>ແ</sup> = 2°.2° = 256 · 256 (a) decoder size: 8-to-2ª-line decoder for row / column decoder 256 8-input AND gates for row decoder and column decoder .". 256x2 8-input AND gates are required for RAM cell 2 2-input AND gates are required

\$

(*p*)

$$\begin{array}{c}
2 \\
8 \\
8 \\
2 \\
4 \\
4 \\
4 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\
- 0 \\$$

$$(880)_{10} = (|10||10000)_{2}$$
  
 $row$  column  
 $= (00000011 011|0000)_{2}$ 

$$column = (01110000)_{2}$$
  
 $r_{0W} = (000000 11)_{2}$ 

4

5吳東霖





Since we have two functions (f(A,B,C) = Z(1], f(A,B,C) = Z(0]), we need two FPGA logic cells for carry and sum respectively. Full adder is a combinational logic so the " 1×1 RAM" would celect "o". Finally, we can get the output ZCo] or ZCi]. During the process, "CLB Write Enable" is off. "CLB Write Enable" = 1 only happens if we work a change the RAM CLB function.



CELL

## 6呂依凡

6.

8×4 ROM => 23×4 ROM

 $A(X, Y, Z) = \sum m(1, 3, 5) = m_1 + m_3 + m_5$  $D(X, Y, Z) = \sum m(2, 3, 5, 6, 7) = m_2 + m_3 + m_5 + m_6 + m_7$ 

XYZ	A	D	fo	f,	
M0000	0	0	0	0	
MOOL	١	Ö	0	0	
M-010	0	١	0	O	
m3 0 1 1	1	١	0	0	
My 1 0 0 Ms 1 0 1 M6 1 1 0 Mg 1 1 1	0 1 0 0	0	00000	00001	

登記分數:陳謙謙