

Logic Design HW5 Solution

1.

Input:

$$a = a_4 a_3 a_2 a_1 a_0$$

2 to 4 decoder:

$$b_3 = a_4 a_3$$

$$b_2 = a_4 a'_3$$

$$b_1 = a'_4 a_3$$

$$b_0 = a'_4 a'_3$$

3 to 8 decoder:

$$c_7 = a_2 a_1 a_0$$

$$c_6 = a_2 a_1 a'_0$$

$$c_5 = a_2 a'_1 a_0$$

$$c_4 = a_2 a'_1 a'_0$$

$$c_3 = a'_2 a_1 a_0$$

$$c_2 = a'_2 a_1 a'_0$$

$$c_1 = a'_2 a'_1 a_0$$

$$c_0 = a'_2 a'_1 a'_0$$

Output:

$$D_0 = b_0 c_0$$

$$D_1 = b_0 c_1$$

$$D_2 = b_0 c_2$$

$$D_3 = b_0 c_3$$

$$D_4 = b_0 c_4$$

$$D_5 = b_0 c_5$$

$$D_6 = b_0 c_6$$



$$D_7 = b_0 c_7$$


$$D_8 = b_1 c_0$$

$$D_9 = b_1 c_1$$

...

$$D_{63} = b_3 c_7$$





2.

以 4-bit input 為例

Magnitude Comparator:


Input: $A=\{A_3,A_2,A_1,A_0\}, B=\{B_3,B_2,B_1,B_0\}$

$$(A>B) = A_3 B'_3 + x_3 A_2 B'_2 + x_3 x_2 A_1 B'_1 + x_3 x_2 x_1 A_0 B'_0$$

$$x_i = A_i B_i + A'_i B'_i$$

If $A>B$, output = 1

Else output = 0



Comparator1:

If $a>b$, output=1


Else output=0

Comparator2:

If $b>c$, output=1

Else output=0


$F = 1$, only if $a>b>c$



3.

4-bit arbiter:

Priority: $r_0 > r_1 > r_2 > r_3$



Input: { r_3, r_2, r_1, r_0 }

Arbiter0:

Priority: $r_0 > r_3 > r_2 > r_1$ (rightward rotation)

Arbiter1:

Priority: $r_1 > r_0 > r_3 > r_2$ (rightward rotation)


Arbiter2:

Priority: $r_2 > r_1 > r_0 > r_3$ (rightward rotation)


Arbiter3:

Priority: $r_3 > r_2 > r_1 > r_0$ (rightward rotation)

4-bit 4to1 MUX



- Select $\{s_1, s_0\} = 00$: output = arbiter0's output
- Select $\{s_1, s_0\} = 01$: output = arbiter1's output
- Select $\{s_1, s_0\} = 10$: output = arbiter2's output
- Select $\{s_1, s_0\} = 11$: output = arbiter3's output



4.

For example,

Input r=0101, s=01,

The priority is $r_1 > r_0 > r_3 > r_2$

Output g=0001



更多更詳盡 verilog 在 ※HW5.4, HW5.6 資料夾

6.


For example

A=10011011

s2	s1	s0	a0D0	a1D1	a2D2	a3D3	a4D4	a5D5	a6D6	a7D7	F
0	0	0	1	0	0	0	0	0	0	0	1
0	0	1	0	1	0	0	0	0	0	0	1
0	1	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0	1
1	0	0	0	0	0	0	1	0	0	0	1
1	0	1	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	1	1

A=01010101

s2	s1	s0	a0D0	a1D1	a2D2	a3D3	a4D4	a5D5	a6D6	a7D7	F
0	0	0	1	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0	1
0	1	1	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0	1
1	0	1	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	1	0	1
1	1	1	0	0	0	0	0	0	0	0	0



更多更詳盡 verilog 在 ※HW5.4, HW5.6 資料夾

7.

By DeMorgan's law

$$D0 = x'y'z' = (x+y+z)'$$

$$D1 = x'y'z = (x+y+z')$$

$$D2 = x'yz' = (x+y'+z)'$$


$$D3 = x'yz = (x+y'+z)'$$

$$D4 = xy'z' = (x'+y+z)'$$


$$D5 = xy'z = (x'+y+z)'$$

$$D6 = xyz' = (x'+y'+z)'$$

$$D7 = xyz = (x'+y'+z)'$$




8.



4-bit arbiter:

Priority: $r_0 > r_1 > r_2 > r_3$ ($D_0 > D_1 > D_2 > D_3$)




4-bit encoder :

Input: {g3, g2, g1, g0}

Output: {A1, A0}

$A1 = g3 + g2$

$A0 = g3 + g1$



D3	D2	D1	D0	g3	g2	g1	g0	A1	A0
0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1	0	0
0	0	1	0	0	0	1	0	0	1
0	0	1	1	0	0	0	1	0	0
0	1	0	0	0	1	0	0	1	0
0	1	0	1	0	0	0	1	0	0
0	1	1	0	0	0	1	0	0	1
0	1	1	1	0	0	0	1	0	0
1	0	0	0	1	0	0	0	1	1
1	0	0	1	0	0	0	1	0	0
1	0	1	0	0	0	1	0	0	1
1	0	1	1	0	0	0	1	0	0
1	1	0	0	0	1	0	0	1	0
1	1	0	1	0	0	0	1	0	0
1	1	1	0	0	0	1	0	0	1
1	1	1	1	0	0	0	1	0	0