| Lab01_FA Project Status | |||
| Project File: | Lab01.xise | Parser Errors: | No Errors |
| Module Name: | Lab01_FA | Implementation State: | New |
| Target Device: | xc6slx16-3csg324 |
|
|
| Product Version: | ISE 14.7 |
|
|
| Design Goal: | Balanced |
|
|
| Design Strategy: | Xilinx Default (unlocked) |
|
|
| Environment: |
|
||
| Detailed Reports | [-] | |||||
| Report Name | Status | Generated | Errors | Warnings | Infos | |
| Synthesis Report | ||||||
| Translation Report | ||||||
| Map Report | ||||||
| Place and Route Report | ||||||
| Power Report | ||||||
| Post-PAR Static Timing Report | ||||||
| Bitgen Report | ||||||
| Secondary Reports | [-] | ||
| Report Name | Status | Generated | |
| ISIM Simulator Log | Current | ¶g¤@ ¤G¤ë 22 17:12:07 2016 | |