

Speaker

Hsi-Pin Ma

<http://lms.nthu.edu.tw/course/43639>



Department of Electrical Engineering

National Tsing Hua University

Pmod I2S: Stereo Audio Output

Basys3: Pmod Pin-Out Diagram

MCLK
LRCK
SCK
SDIN
GND
VCC



upper row

JB1: A14	JB7: A15
JB2: A16	JB8: A17
JB3: B15	JB9: C15
JB4: B16	JB10: C16
JB5: GND	JB11: GND
JB6: PWR	JB12: PWR

lower row


JC1: K17	JC7: L17
JC2: M18	JC8: M19
JC3: N17	JC9: P17
JC4: P18	JC10: R18
JC5: GND	JC11: GND
JC6: PWR	JC12: PWR

JA12: PWR	JA6: PWR
JA11: GND	JA5: GND
JA10: G3	JA4: G2
JA9: H1	JA3: J2
JA8: K2	JA2: L2
JA7: H1	JA1: J1

JXAC12: PWR	JXAC6: PWR
JXAC11: GND	JXAC5: GND
JXAC10: N1	JXAC4: N2
JXAC9: M1	JXAC3: M2
JXAC8: M3	JXAC2: L3
JXAC7: K3	JXAC1: J3

Speaker

- Control the DAC (digital to analog converter) CS4344



Speaker Control


Should write a controller for audio data control (output SDIN, LRCK, MCLK, SCK)

Speaker

- Control the DAC (digital to analog converter) CS4344
 - MCLK (Master Clock) synchronizes the audio data transmission **25MHz (~24.5760MHz)**
 - MCLK/LRCK must be an integer ratio **128**
 - LRCK (Left-Right Clock, or Word Select (WS) Clock, or Sample Rate (Fs) Clock) controls the sequence (left or right) of the serial stereo output **25MHz/128 (~192kHz)**
 - Serial Clock (SCK) controls the shifting of data into the input data buffers ($32 * Fs$) **25MHz/128*32 = 25MHz/4**

LRCK (kHz)	MCLK (MHz)									
	64x	96x	128x	192x	256x	384x	512x	768x	1024x	1152x
32	-	-	-	-	8.1920	12.2880	-	-	32.7680	36.8640
44.1	-	-	-	-	11.2896	16.9344	22.5792	33.8680	45.1580	-
48	-	-	-	-	12.2880	18.4320	24.5760	36.8640	49.1520	-
64	-	-	8.1920	12.2880	-	-	32.7680	49.1520	-	-
88.2	-	-	11.2896	16.9344	22.5792	33.8680	-	-	-	-
96	-	-	12.2880	18.4320	24.5760	36.8640	-	-	-	-
128	8.1920	12.2880	-	-	32.7680	49.1520	-	-	-	-
176.4	11.2896	16.9344	22.5792	33.8680	-	-	-	-	-	-
192	12.2880	18.4320	24.5760	36.8640	-	-	-	-	-	-
Mode	QSM				DSM		SSM			

Speaker



Speaker Control

- Input (stereo audio *parallel input*)


Operation Frequency different
25MHz/128 vs. 25MHz/4

Data rate the same: 6.25Mbps

- audio_left [15:0] / audio_right[15:0]
- 16'h8000(min) ~ 16'h7FFF (max) (2's complement)


- Output (stereo audio *serial output*)

- audio_mclk = 25MHz (divided by 4 from external crystal 100MHz)
- audio_lrck = 25MHz / 128 (sample rate clock of parallel input audio)
- audio_sck = 25MHz / 4 (serial clock)
- audio_sdin (1 bit serial audio data output)




Speaker Control

- Frequency dividers
 - audio_mclk
 - audio_lrclk
 - audio_sck
- Parallel to serial module
 - To re-formulate the audio sequence
 - Left first, then right
 - MSB first
 - one SCK cycle delayed



Buzzer Control

- The buzzer frequency is obtained by dividing crystal frequency 100MHz by N .
- The buzzer clock (b_clk) is periodically inverted for every $N/2$ clock cycles. (*determine the sound*)
- Note frequency
 - Mid Do: 261 Hz
 - Mid Re: 293 Hz
 - Mid Mi: 330 Hz



Buzzer Control

```

module note_gen(
    clk, // clock from crystal
    rst_n, // active low reset
    note_div, // div for note generation
    audio_left, // left sound audio
    audio_right // right sound audio
);

// I/O declaration
input clk; // clock from crystal
input rst_n; // active low reset
input [21:0] note_div; // div for note generation
output [15:0] audio_left; // left sound audio
output [15:0] audio_right; // right sound audio

// Declare internal signals
reg [21:0] clk_cnt_next, clk_cnt;
reg b_clk, b_clk_next;

```

```

// Note frequency generation
always @(posedge clk or negedge rst_n)
    if (~rst_n)
        begin
            clk_cnt <= 22'd0;
            b_clk <= 1'b0;
        end
    else
        begin
            clk_cnt <= clk_cnt_next;
            b_clk <= b_clk_next;
        end
always @*
    if (clk_cnt == note_div)
        begin
            clk_cnt_next = 22'd0;
            b_clk_next = ~b_clk;
        end
    else
        begin
            clk_cnt_next = clk_cnt + 1'b1;
            b_clk_next = b_clk;
        end

// Assign the amplitude of the note
assign audio_left = (b_clk == 1'b0) ? 16'hB000 : 16'h5FFF;
assign audio_right = (b_clk == 1'b0) ? 16'hB000 : 16'h5FFF;

endmodule

```

speaker.v

```
module speaker(  
    clk, // clock from crystal  
    rst_n, // active low reset  
    audio_mclk, // master clock  
    audio_lrck, // left-right clock  
    audio_sck, // serial clock  
    audio_sdin // serial audio data input  
);  
  
// I/O declaration  
input clk; // clock from the crystal  
input rst_n; // active low reset  
output audio_mclk; // master clock  
output audio_lrck; // left-right clock  
output audio_sck; // serial clock  
output audio_sdin; // serial audio data input  
// Declare internal nodes  
wire [15:0] audio_in_left, audio_in_right;  
  
// Note generation  
buzzer_control Ung(  
    .clk(clk), // clock from crystal  
    .rst_n(rst_n), // active low reset  
    .note_div(22'd191571), // div for note generation  
    .audio_left(audio_in_left), // left sound audio  
    .audio_right(audio_in_right) // right sound audio  
);
```

speaker.v

```
// Speaker controller
speaker_control Usc(
    .clk(clk), // clock from the crystal
    .rst_n(rst_n), // active low reset
    .audio_in_left(audio_in_left), // left channel audio data input
    .audio_in_right(audio_in_right), // right channel audio data input
    .audio_mclk(audio_mclk), // master clock
    .audio_lrck(audio_lrck), // left-right clock
    .audio_sck(audio_sck), // serial clock
    .audio_sdin(audio_sdin) // serial audio data input
);

endmodule
```

speaker.xdc

```
# Clock
```

```
set_property PACKAGE_PIN W5 [get_ports {clk}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {clk}]
```

```
# active low reset
```

```
set_property PACKAGE_PIN V17 [get_ports {rst_n}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {rst_n}]
```

```
# Pmod I2S Use upper row of JB
```

```
set_property PACKAGE_PIN A14 [get_ports {audio_mclk}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {audio_mclk}]
```

```
set_property PACKAGE_PIN A16 [get_ports {audio_lrck}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {audio_lrck}]
```

```
set_property PACKAGE_PIN B15 [get_ports {audio_sck}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {audio_sck}]
```

```
set_property PACKAGE_PIN B16 [get_ports {audio_sdin}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {audio_sdin}]
```