

VGA

Hsi-Pin Ma

<http://lms.nthu.edu.tw/course/43639>

Department of Electrical Engineering
National Tsing Hua University

VGA

- VGA = Video Graphics Array
- Introduced by IBM in 1987, and still used today
- Transmitting analog signal



Cathode-Ray Tube
Monitor




Video Graphics Array
DE-15 female and male connector



LED Monitor

VGA Video Signal

- A VGA video signal contains 5 active signals (RGBHV)
 - horizontal sync (HS): used for video synchronization in the horizontal direction
 - vertical sync (VS): used for video synchronization in the vertical direction
 - red (R): used to control the red color, 0v (fully off) ~ 0.7v (fully on)
 - green (G): used to control the green color, 0v (fully off) ~ 0.7v (fully on)
 - blue (B): used to control the blue color, 0v (fully off) ~ 0.7v (fully on)




Pin 1: Red	Pin 5: GND
Pin 2: Grn	Pin 6: Red GND
Pin 3: Blue	Pin 7: Grn GND
Pin 13: HS	Pin 8: Blu GND
Pin 14: VS	Pin 10: Sync GND

Basys 3 Control Signals for VGA



- 14 FPGA pins
 - 4-bits per color (R, G, B)
 - 2 standard sync signals (HS, VS)

```
##VGA Connector
set_property PACKAGE_PIN G19 [get_ports {vgaRed[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[0]}]
set_property PACKAGE_PIN H19 [get_ports {vgaRed[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[1]}]
set_property PACKAGE_PIN J19 [get_ports {vgaRed[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[2]}]
set_property PACKAGE_PIN N19 [get_ports {vgaRed[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[3]}]
set_property PACKAGE_PIN N18 [get_ports {vgaBlue[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[0]}]
set_property PACKAGE_PIN L18 [get_ports {vgaBlue[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[1]}]
set_property PACKAGE_PIN K18 [get_ports {vgaBlue[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[2]}]
set_property PACKAGE_PIN J18 [get_ports {vgaBlue[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[3]}]
set_property PACKAGE_PIN J17 [get_ports {vgaGreen[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[0]}]
set_property PACKAGE_PIN H17 [get_ports {vgaGreen[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[1]}]
set_property PACKAGE_PIN G17 [get_ports {vgaGreen[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[2]}]
set_property PACKAGE_PIN D17 [get_ports {vgaGreen[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[3]}]
set_property PACKAGE_PIN P19 [get_ports {hsync}]
set_property IOSTANDARD LVCMOS33 [get_ports {hsync}]
set_property PACKAGE_PIN R19 [get_ports {vsync}]
set_property IOSTANDARD LVCMOS33 [get_ports {vsync}]
```



CRT

- Cathode Ray Tube (CRT) is a vacuum tube containing one or more electron guns, and a phosphorescent screen is used to view images.



VGA System Timing (1/3)

- Whether the information is displayed
 - Displayed: beam moving forward (left to right and top to bottom)
 - Not displayed: the time the beam is reset back to the left or top edge of the display. (Blanking period)
- Display resolution is determined by
 - the size of the beams
 - the frequency at which the beam can be traced across the display
 - the frequency at which the electron beam can be modulated


HD: 1920*1080 pixels

4K: 3840*2160 pixels

assume a object has fixed pixel, it would get smaller as the resolution increases

retrace: 電子束掃到最右邊，要拉回下一個row的最左邊

灰色區域才會顯示





hsync scan時都是1，掃完一個row變0一段時間 (retrace時間)

VGA System Timing (3/3)

- Signal timing for a 640-pixel by 480 rows display using a **25MHz pixel clock**

$1/25\text{MHz} = 0.04\mu\text{s}$



$480 * 32 \mu\text{s} = 15.3\text{ms}$ (whole line: 32 μs)

Parameter	Ver. Sync		Hor. Sync	
	Lines	Time(ms)	Pixels	Time(μs)
Visible area	480	15.3	640	25 $0.04 * 640 = 25$
Front porch	10	0.3	16	0.64
Sync pulse	2	0.064	96	3.8
Back porch	33	1.05	48	1.9
Whole line	525	16.7	800	32

800 pixels裡只顯示640pixels

Pixel Clock

- The pixel clock defines the time available to display one pixel of information.
- Example: Suppose we want to display an image with 480 rows and 640 columns, and its refresh rate is 60Hz. The pixel clock which will be delivered to VGA screen must be

$$800 * 525 * 60(\text{frame/sec}) = 25\text{M (pixel/sec)}$$

800*525 pixels/frame


RGB Bitmap

- A digital color image is composed by a lot of pixels.
- Each pixel contains three R, G, B values to represent the intensity of these three primary colors.





RGB Color Mode

- Three primary colors
 - **Red**
 - **Green**
 - **Blue**
- No one of them can be created as the other two.
- Any other color is a combination of




RGB Color Cube

- R, G, and B correspond to three axes in 3D space.
- Normalize the relative amounts of R, G and B so that each value varies between 0 and 1.




RGB Bitmap Example (1/2)



Size: 1215*717



Size: 51*51



RGB Bitmap Example (2/2)




(R,G,B) : range from 0 to 255

(31,46,51)	(70,93,101)	(135,163,174)
(76,99,105)	(138,170,181)	(117,153,165)
(141,168,179)	(118,150,161)	(117,151,161)

Demo 1: Block Diagram


Top



`valid`: 要不要顯示

Demo 2: Block Diagram

reduce the resolution from 640x480 to 320x240 除2



RAM存別人做好的圖片

RAM size: $640 \times 480 \times (2^{12})$

RGB各4個bit

640 pixels

1	1	2	2
1	1	2	2

輸出在VGA的圖


320 pixels

1	2
---	---


原圖

Saved Picture Access

Memory IP (1/5)



2.






Search: (20 matches)

Name	AXI4	Status	License	VLNV
Vivado Repository				
AXI Infrastructure				
AXI Central Direct Memory Access	AXI4	Production	Included	xilinx.com:ip...
AXI Direct Memory Access	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip...
AXI Memory Mapped to Stream Mapper	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip...
AXI Video Direct Memory Access	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip...
Basic Elements				
Memory Elements				
Block Memory Generator	AXI4	Production	Included	xilinx.com:ip...
Distributed Memory Generator		Production	Included	xilinx.com:ip...
Communication & Networking				
Ethernet				
AXI Direct Memory Access	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip...
Embedded Processing				
AXI Infrastructure				
AXI Memory Mapped to Stream Mapper	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip...
DMA				
AXI Central Direct Memory Access	AXI4	Production	Included	xilinx.com:ip...
AXI Direct Memory Access	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip...
AXI Video Direct Memory Access	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip...

3.

Memory IP (2/5)



IP: 矽智產



clka, addra...的a指的是RAM第一個port

we: write enable

Memory IP (3/5)





RGB : 12 bits

320x240 : 76800

76800*12 bits in total

1800kbits of fast block RAM in FPGA


Memory IP (4/5)



2. Choose .coe file

.coe: coefficient

Memory IP (5/5)



Picture Format Translation (1/2)

amumu.jpg



radix: 下面115, 743都是16進位

PicTrans.exe



out.coe


```

out.coe
1 memory_initialization_radix=16;
2 memory_initialization_vector=
3 115,
4 115,
5 115,
6 115,
7 115,
8 115,
9 115,
10 115,
11 115,
12 115,
...
76797 743,
76798 743,
76799 743,
76800 743,
76801 743,
76802 743;
76803
  
```

每個位置用逗號隔開，結束用分號

Picture Format Translation (2/2)

- **PicTrans.exe:**
 - Convert a *.jpg file to a bit map file
- **Input:**
 - image (*.jpg)
 - the width of the output file
 - the height of the output file
- **Output:**
 - out.coe



```
D:\硬體實驗\VGA\PicTrans.exe
Start...
Width:
320
Height:
240
Filename:
amumu.jpg
```



Lab 11: VGA Display

Action Item (1/2)

Modify the Verilog code introduced in class to design a circuit for controlling the VGA display.

- **input ports:**

```
input clk;
```

```
input reset;
```

```
input en;
```

- **output ports:**

```
output [3:0]vgaRed;
```

```
output [3:0]vgaGreen;
```

```
output [3:0]vgaBlue;
```

```
output hsync;
```

```
output vsync;
```

Action Item (2/2)

- At the beginning or when pressing the **reset** button, the VGA display will show the image (e.g., amumu.jpg) at the origin position. It will stay still until the **en** button is pressed.
- The image will start/resume scrolling down row by row under the frequency of clk divided by 2^{22} (i.e., $\text{clk}/2^{22}$), or pause, depending on whether the number of the **en** button pressed is odd or even.

Example (1/6)

at the beginning or pressing **reset**

(0 row scrolled down)



Example (2/6)

press **en** → start to scroll down

(100 rows scrolled down)




Example (3/6)

(200 rows scrolled down)



Example (4/6)

(300 rows scrolled down)



Example (5/6)

(400 rows scrolled down)



Example (6/6)

press **en** → pause

(400 rows scrolled down)

