


#### Fall 2021 Lab 6: Peripheral Components: VGA, Mouse, and Dual FPGA

Prof. Chun-Yi Lee

Department of Computer Science National Tsing Hua University

# Agenda

- Lab 6 Outline
- Lab 6 Basic Questions
- Lab 6 Advanced Questions



### Lab 6 Outline

#### Basic questions (2%)

- Individual assignment
- Due on 12/2/2021. Demonstration on your FPGA board (In class)
- Only demonstration is necessary. Nothing to submit.

#### Advanced questions (5%)

- Group assignment
- eeclass submission due on 12/16/2021. 23:59:59.
- Demonstration on your FPGA board (In class)
- Assignment submission (Submit to EEClass)
  - Source codes and testbenches
  - Lab report in PDF

#### Lab 6 Rules

- You can use ANY modeling techniques
- If not specifically mentioned, we assume the following SPEC
  - clk is positive edge triggered
  - Synchronously reset the Flip-Flops when **rst\_n == 1'b0**
  - Please ignore the violations of these rules in the provided IPs.


### Lab 6 Submission Requirements

#### Source codes and testbenches

- Please follow the templates EXACTLY
- We will test your codes by TAs' testbenches
- Lab 6 report
  - Please submit your report in a single PDF file
  - Please draw the block diagrams and state transition diagrams of your designs
  - Please explain your designs in detail
  - Please list the contributions of each team member clearly
  - Please explain how you test your design
  - What you have learned from Lab 6

# Agenda

- Lab 6 Outline
- Lab 6 Basic Questions
- Lab 6 Advanced Questions



#### **Basic Questions**

- Individual assignment
- FPGA demonstration (due on 12/2/2021. In class.)
  - VGA sample code
  - Mouse sample code
  - Demonstrate your work by FPGA

### **Basic FPGA Demonstration 1**

#### VGA sample codes


Please implement the VGA sample codes released on eeclass

#### Mouse sample codes

Please implement the mouse sample code released on eeclass

# Agenda

- Lab 6 Outline
- Lab 6 Basic Questions
- Lab 6 Advanced Questions



### **Advanced Questions**

#### Group assignment


- FPGA demonstration (due on 12/16/2021. In class.)
  - Dual FPGA communication
  - The slot machine
  - The car

# Dual FPGA Communication Requirements

- Please design a simple FPGA-to-FPGA communication protocol
- The protocol is required to fulfill the following requirements:
  - Use the Handshaking protocol described below to send a number from a Master FPGA to a Slave FPGA
    - [Master -> Slave] Request
    - [Slave -> Master] ACK
    - [Master -> Slave] Send data (number)
  - Your design should be demonstrable in an observable speed so that TAs can know whether your design is correct or not
  - Your design should be stable and should avoid signal loss


# Dual FPGA Communication Data Representation

- For the Master FPGA, please use switches to represent numbers in one-hot form
- For the Slave FPGA, please display the numbers on your 7-segment displays
- Please illuminate LED[0] for at least 1 second when FPGA receive a request or an ACK
- Below are input and the corresponding 7-segment display




# Dual FPGA Communication Button Control

- The UP button is for reset, and the MIDDLE button is for sending requests
- The communication starts only after the send request button of the Master FPGA is pressed
- When the Master FPGA resets, it stop communicate with the Slave FPGA until the next send request button is pressed
- When the Slave FPGA resets, the 7-segment display 0 until next request
- The reset action of the two FPGA is independent of each other



# Dual FPGA Communication Communication Process


The whole communicate process is designed as below:




The display on the Slave FPGA should be held until the data of next request is received

# Dual FPGA Communication Port Connection via Jumper

- A demonstration of the ports connection via jumpers (as defined in the XDC file) is provided below.
- In case that some ports are malfunctioning or failed to work corrected, you are also allowed to use the other ports, as long as the two FPGAs can communicate correctly according to our problem specifications.
  - A reference PMOD port mapping diagram is provided in the next page.





# Dual FPGA Communication PMOD Reference Diagram



# The Slot Machine

- The slot machine will run in an upward direction as you press Start (1), and in a downward direction as you press Start (1)
- Press Reset to reset the machine
- Remember to add **debounce** and **one-pulse** circuits to your buttons
- The moving behavior of each digit should be the same that in the sample code
- The slot machined should be able to be played again without pressing Reset





#### The Car

- Please refer to another slide deck for the details.
- Make sure your car can run on the track correctly.
- Use ultrasonic sensor to detect the distance.
  - If distance < 40cm, stop the car.
- We will have two tracks.
  - In the basic track, we only care about its correctness.
  - In the bonus track, we will test its correctness and speed.

# Thank you for your

and they a

\*Schloß Neuschwanstein, Germany This picture is taken by Chun-Yi Lee h

11111

iiiii **k** 

CH A

altendoal

HH

**H**C

III III

EEE E

111