Ⅰ. Pre-Lab3_1 (4-bit synchronous binary up counter)

Design Specification

IO: Input: clk, rst_n. Output: [3:0] q.

Design Implementation

First, according to binary up counter, output add 1 after passing D-flip flop. So I declare a variable [3:0] q_tmp to store the result temporarily after adding 1. Then I can construct the logic diagram:

Logic diagram:

Finally, construct Verilog RTL code for the binary up counter:

```
\overline{2}23nodule counter(
^{24}output reg [3:0] q,
25
          input clk,
          input rst_n
2627
          \mathcal{E}reg [3:0] q_tmp;
^{28}÷ و?
          always@"
30
               q_{\text{imp}} = q + 1'b1;31always@(posedge clk or negedge rst_n)
32^{\circ}if(\sim rst_n)Ė
33
                    q \leq 4 d0;
               else
34
35
                    q \leq q_ttmp;
36 Åendmodule
37 -
```
Simulation:

Ⅱ. Pre-Lab3_2 (ringer counter)

Design Specification

IO: Input: clk, rst_n. Output: [7:0] q.

Design Implementation

Because this is a ring counter, I connect each flip flop by following method

 $q[6] \leq q[7];$ $q[5] \leq q[6]$; $q[4] \leq q[5]$; $q[3] \leq q[4]$; $q[2] \leq q[3]$; $q[1] \leq q[2]$; $q[0] \leq q[1];$ $q[7] \leq q[0];$ and if $rst_n = 1$, D-flip flop should be 10010110.

Logic diagram:

Finally, construct Verilog RTL code for the ringer counter:

```
module shifter(
    output reg [7:0] q,
     input clk,
    input rst_n
    \mathcal{E}always@(posedge clk or negedge rst_n)
    if(\sim rst_n)q \le 8'b10010110;
    else
    begin
         q[6] \Leftarrow q[7];q[5] \Leftarrow q[6];q[4] \Leftarrow q[5];q[3] \Leftarrow q[4];q[2] \Leftarrow q[3];q[1] \Leftarrow q[2];q[0] \Leftarrow q[1];\mathfrak{q}[7]\Leftarrow \mathfrak{q}[0];end
          ı
endmodule
```
Simulation:

