EECS 207002
Logic Design Laboratory
邏輯設計實驗

Vivado Basys3 Implementation

黃元豪
Yuan-Hao Huang

國立清華大學電機工程學系
Department of Electrical Engineering
National Tsing-Hua University

Outline

- Introduction to Basys3
- Preparation
- Synthesis
- Implementation
- Bitstream Generation
- Open Target
- Program Device
- Lab1_1
- Lab1_4

Introduction to Basys3 (1/3)

- Receive “Power” from:
  - the microUSB port (recommend)
  - a 5V external power supply





Introduction to Basys3 (2/3)

- Receive “Bitstream” from:
  - **Flash**
  - **JTAG** (recommend)
  - **USB Drive**





Introduction to Basys3 (3/3)

- Make sure that the programming is done by LED color

BUSY (yellow) → **DONE (green)**





Design Procedure

- Vivado and Basys3 Design procedure
  1) Create a Vivado project
  2) Simulate the design
  3) Synthesis the design
  4) Implement the design
  5) Perform timing simulation
  6) Verfy functionality in the hardware

Preparation_1: Demo Board (1/2)

- Basys3 Demo Board
- USB2microUSB power line

Preparation_1: Demo Board (2/2)

- Select Suitable Chip Type
- Find the information on your box







Preparation_2: Sources (1/8)

- Design file(s)
  - e.g. xxx.v
- "Xilinx Design Constraints" file
  - e.g. xxx_constraint.xdc



Preparation_2: Sources (2/8)

- Add Sources:
  - On "new project" stage







  - On an "opened project"

Preparation_2: Sources (3/8)



Preparation_2: Sources (4/8)



Preparation_2: Sources (5/8)



Preparation_2: Sources (6/8)



Preparation_2: Sources (7/8)

- Pin assignment for Lab1_1

```
1  #I/O PIN ASSIGNMENT
2  set_property PACKAGE_PIN V17 [get_ports {x}]
3  set_property IOSTANDARD LVCMOS33 [get_ports {x}]
4
5  set_property PACKAGE_PIN V16 [get_ports {y}]
6  set_property IOSTANDARD LVCMOS33 [get_ports {y}]
7
8  set_property PACKAGE_PIN W16 [get_ports {cin}]
9  set_property IOSTANDARD LVCMOS33 [get_ports {cin}]
10
11 set_property PACKAGE_PIN U16 [get_ports {s}]
12 set_property IOSTANDARD LVCMOS33 [get_ports {s}]
13
14 set_property PACKAGE_PIN E19 [get_ports {cout}]
15 set_property IOSTANDARD LVCMOS33 [get_ports {cout}]
```

Constraints File (.xdc):

- TCL Language
- I/O pin assignment

Preparation_2: Sources (8/8)

LD15	LD14	LD13	LD12	LD11	LD10	LD9	LD8	LD7	LD6	LD5	LD4	LD3	LD2	LD1	LD0
L1	P1	N3	P3	U3	W3	V3	V13	V14	U14	U15	W18	V19	U19	E19	U16

SW15	SW14	SW13	SW12	SW11	SW10	SW9	SW8	SW7	SW6	SW5	SW4	SW3	SW2	SW1	SW0
R2	T1	U1	W2	R3	T2	T3	V2	W13	W14	V15	W15	W17	W16	V16	V17

Synthesis (1/2)

- Confirm your sources
- Run Synthesis



Synthesis (2/2)

- Make sure that no Critical Warnings or Errors









Implementation (1/2)

- Run Implementation



Implementation (2/2)

- Try to understand the error/warning messages



Generate Bitstream

- Generating bitstream



Open Target (1/2)

Step 1:
Change blue jumper to [**JTAG**] mode



Step 2:
Turn the power switch to [**ON**]

Open Target (2/2)



Program Device





Program Device



Demo Lab1_1

a = 1’b0
b = 1’b0
cin = 1’b0
sum = 1’b0
cout = 1’b0



Practice Lab1_4 (1/6)

a = 4’b0000
b = 4’b0000
cin = 1’b0
sum = 4’b0000
cout = 1’b0



Practice Lab1_4 (2/6)

a = 4’b0101
b = 4’b0000
cin = 1’b0
sum = 4’b0101
cout = 1’b0



Practice Lab1_4 (3/6)

a = 4’b0000
b = 4’b1010
cin = 1’b0
sum = 4’b1010
cout = 1’b0



Practice Lab1_4 (4/6)

a = 4’b0000
b = 4’b0000
cin = 1’b1
sum = 4’b0000
cout = 1’b1



Practice Lab1_4 (5/6)

a = 4’b1111
b = 4’b1111
cin = 1’b1
sum = 4’b1111
cout = 1’b1



Practice Lab1_4 (6/6)

a = 4’b0011
b = 4’b0011
cin = 1’b1
sum = 4’b0111
cout = 1’b0