



Verilog HDL – I

黃元豪
Yuan-Hao Huang

國立清華大學電機工程學系
Department of Electrical Engineering
National Tsing-Hua University

Outline



- Introduction
- Sample Design
- Structural Modeling
- RTL Modeling
- Logic Modeling and Simulation Using Xilinx ISE
- An Example of Combinational Circuits



Introduction



Verilog HDL


- Verilog 硬體描述語言(Verilog Hardware Description Language)
 - 在積體電路設計（特別是超大型積體電路的計算機輔助設計）的電子設計自動化領域中，Verilog HDL是一種用於描述、設計電子系統（特別是數位電路的硬體描述語言）。
 - Verilog是電力電子工程師學會（IEEE）的1364號標準。
- Verilog 硬體描述語言在邏輯設計上的用途
 - 用途一：邏輯電路設計的模擬與驗證
 - 用途二：FPGA 邏輯電路(**IC電路)的設計與實作
 - ** IC電路的設計與實作在【EE4292積體電路設計實驗】教授。



Verilog HDL Utilization Scenario I

- Simulation and verification of logic circuits on PC.

Specification



Verilog HDL Coding

```
module SMUX(out, a, b, sel);
    output out;
    input a,b,sel;
    wire sel_n,t1,t2;

    not U0(sel_n,sel);
    and U1(t1,a,sel);
    and U2(t2,b,sel_n);
    or   U3(out,t1,t2);

endmodule
```

Test Pattern

```
a, b, sel  
000  
001  
010  
...  
111
```

Yes, it is
correct !



Verilog HDL Simulator

- Imaging what happens when the circuit is as complex as a CPU or MP3 player processor.

Verilog HDL Utilization Scenario II

- Design and Implementation of logic circuits in FPGA (IC)

Specification

2-to-1 Multiplexer



Verilog HDL Coding

```
module SMUX(out, a, b, sel);
output out;
input a,b,sel;
wire sel_n,t1,t2;

assign out = sel ? a:b;

endmodule
```

Synthesized Logic Circuits



FPGA Implement Design
and Programming



Now, it can work !



Verilog HDL Logic Synthesizer




Verilog HDL – Levels of Abstraction (2/2)



- Behavioral Level (Architectural/Algorithmic Level)
 - Describes a system by the flow of data between its functional blocks
 - Defines signal values when they change
- Register Transfer Level (Dataflow)
 - Describe a system by the flow of data and control signals between and within its functional blocks
 - Defines signal values with respect to a clock
 - RTL (Register Transfer Level) is frequently used for the Verilog description with the combination of behavioral and dataflow constructs which is acceptable to logic synthesis tools.
- Gate Level (Structural)
 - A model that describes the logic gates and the interconnections between them
- Transistor/Switch/Physical Level
 - A model that describes the transistors and the interconnections between them

Verilog HDL – Levels of Abstraction (1/2)





Level of Abstraction Example


- Describe the operation of a circuit at various levels of abstraction (**MP3 Player Decoder as example**)
 - Behavior (**MP3 Decoding, C/C++, HDL**)
 - Function (**Filtering, Fourier Transformation, C/C++, HDL**)
 - Structure (**Adder/Subtractor, Multiplier, Divider, HDL**)
- Compared with C/C++ Program, verilog HDL
 - describes the timing (delay) of a circuit
 - expresses the concurrency (parallelism) of circuit operation

Behavior Level Abstraction



- Describe the design without implying any specific internal architecture
 - Use high level constructs (@, case, if, repeat, wait, while)
 - Usually use behavioral construct in test-bench
 - Synthesis tools accept only a limited subset of behavior level description
 - Case 1 : assign Z=(S) ? A: B;

```
module SMUX(out, a, b, sel);
    output out;
    input a,b,sel;
    wire out;
    assign out = (sel) ? a : b ;
endmodule
```






Behavior Level Abstraction


- Case 2: always @ (input1 or input2 or ...)

```
begin  
    out1=  
end
```

```
module SMUX(out, a, b, sel);  
  
output out;  
input a,b,sel;  
reg out;  
  
always @(a or b or sel)  
    if (sel)  
        out=a;  
    else  
        out=b;  
endmodule
```




Gate Level Abstraction




- Gate-level abstraction describes a pure structural design of circuits.
 - You must derive and draw the circuit schematics first before writing Verilog code.

```
module SMUX(out, a, b, sel);  
  
output out;  
input a,b,sel;  
wire sel_n,t1,t2;  
  
not U0(sel_n,sel);  
and U1(t1,a,sel);  
and U2(t2,b,sel_n);  
or U3(out,t1,t2);  
  
endmodule
```





VLSI Design Flow



Verilog Simulation




Circuit Description

```
module FA(s,cout,a,b,cin);
output s;
...
endmodule
```

Testfixture

```
module testfixture;
Reg a,b;
...
endmodule
```



Graphical Simulation Results

Text Mode Simulation Results




Sample Design

Scenario



Device under Test (DUT)





Verilog Module

- module module_name(port_names);
- Port declaration
- Data type declaration
- Task & function declaration
- Module functionality or structure
- Timing Specification
- endmodule

```
module SMUX(out, a, b, sel);
```

```
output out;
```

```
input a,b,sel;
```

```
wire sel_n,t1,t2;
```

```
not U0(sel_n,sel);  
and U1(t1,a,sel);  
and U2(t2,b,sel_n);  
or U3(out,t1,t2);
```

```
endmodule
```



Testbench (1/4)

- module testfixture;
- Declare signals
- Instantiate modules
- Applying stimulus
- Monitor signals
- endmodule



Testbench (2/4)

- Declare signals
 - Test pattern must be stored in storage elements first and then apply to DUT (Device under Test)
 - Use “**reg**” to declare the storage element
- Instantiate modules
 - Both behavioral level or gate level model can be used.



Testbench (3/4)

- Describing Stimulus

- The testbench always be described behaviorally.
- Procedural blocks are bases of behavioral modeling.
- The simulator starts executing all procedure blocks at time 0 and executes them concurrently.
- Two types of procedural blocks
 - initial
 - always

↓

initial	
c	-----

↓

always	
c	-----



Testbench (4/4)

```
• module test_SMUX;  
•   reg      A,B,SEL;  
•   wire    OUT;  
•   SMUX U0(.out(OUT),.a(A),.b(B),.sel(SEL));  
•   initial  
•   begin  
•       A=0;B=0;SEL=0;  
•       #10      A=0;B=1;SEL=1;  
•       #10      A=1;B=0;  
•       #10      SEL=0;  
•       .....  
•       #10      SEL=1;  
•   end  
• endmodule
```

Declare signals

Make an instance

Assign values to storage elements

#10 to specify 10 time unit delay



Structural Modeling

Verilog Primitives




- and : Logical AND
- or : Logical OR
- not : Inverter
- buf : Buffer
- xor : Logical exclusive OR
- nand : Logical AND inverted
- nor : Logical OR inverted
- xnor : Logical exclusive OR inverted

Structural Modeling



```
module SMUX(out, a, b, sel);  
  
output out;  
input a,b,sel;  
wire sel_n,t1,t2;  
  
not U0(sel_n,sel);  
and U1(t1,a,sel);  
and U2(t2,b,sel_n);  
or U3(out,t1,t2);  
  
endmodule
```






RTL Modeling



Operators (1/3)

Bitwise Operators		
OP	Usage	Description
\sim	$\sim m$	Invert each bit of m
$\&$	$m \& n$	AND each bit of m with each bit of n
$ $	$m n$	OR each bit of m with each bit of n
\wedge	$m \wedge n$	Exclusive OR each bit of m with n
$\sim\wedge$ or $\wedge\sim$	$m \sim\wedge n$ or $m \wedge\sim n$	Exclusive NOR each bit of m with n

Unary Reduction Operators		
OP	Usage	Description
$\&$	$\&m$	AND all bits in m together (1-bit result)
$\sim\&$	$\sim\&m$	NAND all bits in m together (1-bit result)
$ $	$ m$	OR all bits in m together (1-bit result)
$\sim $	$\sim m$	NOR all bits in m together (1-bit result)
\wedge	$\wedge m$	Exclusive OR all bits in m (1-bit result)
$\sim\wedge$ or $\wedge\sim$	$\sim\wedge m$ or $\wedge\sim m$	Exclusive NOR all bits in m (1-bit result)



Operators (2/3)

Arithmetic Operators		
OP	Usage	Description
+	$m + n$	Add n to m
-	$m - n$	Subtract n from m
-	$-m$	Negate m (2's complement)
*	$m * n$	Multiply m by n
/	m / n	* Divide m by n
%	$m \% n$	* Modulus of m / n

* Synthesis not supported : The divisor for divide operator may be restricted to constants and a power of 2

Logical Operators		
OP	Usage	Description
!	$!m$	Is m not true? (1-bit True/False result)
&&	$m \&\& n$	Are both m and n true? (1-bit True/False result)
	$m n$	Are either m or n true? (1-bit True/False result)

Equality Operators (compares logic values of 0 and 1)		
OP	Usage	Description
==	$m == n$	Is m equal to n? (1-bit True/False result)
!=	$m != n$	Is m not equal to n? (1-bit True/False result)

Identity Operators (compares logic values of 0, 1, x, and z)		
OP	Usage	Description
==	$m == n$	* Is m identical to n? (1-bit True/False result)
!=	$m != n$	* Is m not identical to n? (1-bit True/False result)

Synthesis not supported

Synthesis not supported



Operators (3/3)

Relational Operators		
OP	Usage	Description
<	$m < n$	Is m less than n? (1-bit True/False result)
>	$m > n$	Is m greater than n? (1-bit True/False result)
\leq	$m \leq n$	Is m less than or equal to n? (True/False result)
\geq	$m \geq n$	Is m greater than or equal to n? (True/False result)

Logical Shift Operators		
OP	Usage	Description
\ll	$m \ll n$	Shift m left n-times
\gg	$m \gg n$	Shift m right n-times


Misc Operators		
OP	Usage	Description
$? :$	$sel?m:n$	If sel is true, select m: else select n
{}	{m,n}	Concatenate m to n, creating larger vector
{()}	{n{m}}	Replicate m n-times

assign



- **assign** continuous construct
 - combinational logics

```
module SMUX (out,a,b,sel);
output out;
input a,b,sel;
assign out = (a&sel) | (b&(~sel));
endmodule
```



This **out** has to be declared as “wire” or “output” data type.
This expression can not be inside **always @()**.

always




- **always** statements

```
module SMUX (out,s,b,sel);
output out;
input a,b,sel;
reg out;

always @(a or b or sel)
    out = (a&sel) | (b&(~sel));

endmodule
```

sensitivity list



This **out** has to be declared as “reg” data type.




Logic Modeling and Simulation Using Xilinx Vivado



Design Flow

- General design flow
 - Design construction
 - Behavioral simulation
 - Design implementation
 - Timing simulation
- HDL-based design Flow






Important Notes

- **Draw schematic first** and then construct Verilog codes.
- Verilog RTL coding philosophy is not the same as C programming
 - Every Verilog RTL construct has its own logic mapping (for synthesis)
 - You should have the logics (draw schematic) first and then the RTL codes
 - You have to write **synthesizable** RTL codes




Open Vivado



A screenshot of the Vivado 2019.2 software interface. The window title is "Vivado 2019.2". The menu bar includes File, Flow, Tools, Window, Help, and Quick Access. The main area is divided into three sections: "Quick Start", "Tasks", and "Learning Center". The "Quick Start" section contains links for Create Project, Open Project, and Open Example Project. The "Tasks" section contains links for Manage IP, Open Hardware Manager, and Xilinx Tcl Store. The "Learning Center" section contains links for Documentation and Tutorials, Quick Take Videos, and Release Notes Guide. A "Recent Projects" sidebar on the right lists several projects with their file paths: binary_counter (C:/Users/hp/LD/binary_counter), nsw (C:/Users/hp/LD/nsw), stopwatch (C:/Users/hp/LD/stopwatch), shift_reg (C:/Users/hp/LD/shift_reg), and ssd (C:/Users/hp/LD/ssd). A "Tcl Console" button is located at the bottom left of the main area.

Open New Project (1/3)



Open New Project (2/3)



New Project

Project Type
Specify the type of project to create.

RTL Project
You will be able to add sources, create block designs in IP Integrator and analysis.
 Do not specify sources at this time

Post-synthesis Project: You will be able to add sources, view design.
 Do not specify sources at this time

I/O Planning Project
Do not specify design sources. You will be able to view part/package information.

Imported Project
Create a Vivado project from a Synplify, XST or ISE Project File.

Example Project
Create a new Vivado project from a predefined template.

New Project

Default Part
Choose a default Xilinx part or board for your project. This can be changed later.

Select: Parts Boards

Filter

Product category: All Speed grade: -1

Family: Artix-7 Temp grade: All Remaining

Package: cpg236

Reset All Filters

Search: xc7a35tcp (1 match)

Part	I/O Pin Count	Block RAMs	DSPs	FlipFlops	GTPE2 Transceivers	Gb Transceivers	Available IOBs	LUT Elements
xc7a35tcpg236-1	236	50	90	41600	2	2	106	20800

New Project Summary

A new RTL project named 'lab1' will be created.

The default part and product family for the new project:
Default Part: xc7a35tcpg236-1
Product: Artix-7
Family: Artix-7
Package: cpg236
Speed Grade: -1

XILINX ALL PROGRAMMABLE

To create the project, click Finish

Finish

?

< Back Finish Cancel

Open New Project (3/3)



smux - [C:/Users/hp/LD/smux/smux.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q: Quick Access

Default Layout Ready

Flow Navigator PROJECT MANAGER - smux

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

PROJECT MANAGER - smux

Sources

- Design Sources
- Constraints
- Simulation Sources
- Utility Sources

Hierarchy Libraries Compile Order

Properties

Select an object to see properties

Project Summary

Overview | Dashboard

Settings Edit

Project name: smux
Project location: C:/Users/hp/LD/smux
Product family: Artix-7
Project part: xc7a35tcpg236-1
Top module name: Not defined
Target language: Verilog
Simulator language: Mixed

Synthesis Implementation

Status: Not started	Messages: No errors or warnings	Status: Not started	Messages: No errors or warnings
Part: xc7a35tcpg236-1	Strategy: Vivado Synthesis Defaults	Part: xc7a35tcpg236-1	Strategy: Vivado Implementation Defaults
Report Strategy: Vivado Synthesis Default Reports	Incremental synthesis: None	Report Strategy: Vivado Implementation Default Reports	Incremental implementation: None

DRC Violations Timing

Run Implementation to see DRC results Run Implementation to see timing results

Tcl Console Messages Log Reports Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report Stra
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)	Vivado Syn
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2019)	Vivado Imp

New Source (1/5)



smux - [C:/Users/hp/LD/smux/smux.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q: Quick Access

Default Layout

Flow Navigator PROJECT MANAGER - smux

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Press and Right Click

Design Sources

Hierarchy Update

Refresh Hierarchy

IP Hierarchy

Edit Constraints Sets...

Edit Simulation Sets...

Add Sources...

Properties... Ctrl+E

Object Summary

Project name: smux

Project location: C:/Users/hp/LD/smux

Product family: Artix-7

Project part: xc7a35tcpg236-1

Top module name: Not defined

Target language: Verilog

Simulator language: Mixed

Add Sources

Add Sources This guides you through the process of adding and creating sources for your project

Add or create constraints

Add or create design sources

Add or create simulation sources

XILINX

< Back Next > Finish Cancel

New Source (2/5)



Add Sources

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.

Create Source File

Create a new source file and add it to your project.

File type: Verilog

File name: smux.v

File location: <Local to Project>

OK Cancel

Add Files Add Directories Create File

Scan and add RTL include files into project


Copy sources into project

Add sources from subdirectories

? < Back Next > Finish Cancel

A screenshot of a software interface for adding design sources. A modal window titled 'Create Source File' is open, prompting the user to create a new Verilog source file named 'smux.v' in the local project directory. The 'Create File' button at the bottom of the modal is highlighted with a red oval and an arrow. Below the modal, there are three checked checkboxes for scanning include files, copying sources, and adding sources from subdirectories. At the very bottom, there are navigation buttons for '?', '< Back' (disabled), 'Next >', 'Finish', and 'Cancel'.

New Source (3/5)



Add Sources

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.

In...	Name	Library	Location
1	smux.v	xil_defaultlib	<Local to Project>

Scan and add RTL include files into project
 Copy sources into project
 Add sources from subdirectories



New Source (4/5)

Define Module

Define a module and specify I/O Ports to add to your source file.
For each port specified:
MSB and LSB values will be ignored unless its Bus column is checked.
Ports with blank names will not be written.

Module Definition

Module name: smux

I/O Port Definitions

Port Name	Direction	Bus	MSB	LSB
a	input	☐	0	0
b	input	☐	0	0
sel	input	☐	0	0
out	output	☐	0	0

Design Runs

OK Cancel

A red circle highlights the "out" row in the table, and another red circle highlights the "output" option in the dropdown menu for the "Direction" column of that row. An arrow points from the "output" option in the dropdown to the "OK" button.

New Source (5/5)



smux - [C:/Users/hp/LD/smux/smux.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q Quick Access Ready

Flow Navigator X PROJECT MANAGER - smux

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Remember to save files

Project Summary x smux.v *

C:/Users/hp/LD/smux/smux.srcts/sources_1/new/smux.v

```
9 // Project Name:  
10 // Target Devices:  
11 // Tool Versions:  
12 // Description:  
13 //  
14 // Dependencies:  
15 //  
16 // Revision:  
17 // Revision 0.01 - File Created  
18 // Additional Comments:  
19 //  
20 ///////////////////////////////////////////////////////////////////  
21  
22 module smux(  
23     input a,  
24     input b,  
25     input sel,  
26     output out  
27 );  
28 endmodule  
29  
30 assign out = (a&sel) | (b&(~sel));  
31  
32 endmodule  
33
```

Source File Properties

smux.v

Enabled

Location: C:/Users/hp/LD/smux/smux.srcts/sources_1/new

Type: Verilog

Library: xil_defaultlib

Size: 0.5 KB

General Properties

Tcl Console Messages Log Reports Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Str
synth_1	constrs_1	Not started													
impl_1	constrs_1	Not started													

press and double click

Add Testbench (1/5)



smux - [C:/Users/hp/LD/smux/smux.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q Quick Access

Default Layout

Flow Navigator

PROJECT MANAGER - smux

Sources

Design Sources (1) smux (smux)

Constraints

Simulation Sources (1)

sim_1 (Properties... Ctrl+E Hierarchy Update Refresh Hierarchy IP Hierarchy Edit Constraints Sets... Edit Simulation Sets... Add Sources...)

Hierarchy Library

Source File Properties smux.v

Enabled

Location: C:/Users/hp/LD/smux/smux.srcs/sources_1/new

Type: Verilog

Library: xil_defaultlib

Size: 0.6 KB

General Properties

Tcl Console Messages Log Reports Design Runs

Name Constraints Status WNS TNS WHS

synth_1 constrs_1 Not started

impl_1 constrs_1 Not started

Press and Right Click

Add Sources

VIVADO HLx Editions

Add Sources

This guides you through the process of adding and creating sources for your project


Add or create constraints

Add or create design sources

Add or create simulation sources

XILINX

< Back Next > Finish Cancel



Add Testbench (2/5)

Add or Create Simulation Sources

Specify simulation specific HDL files, or directories containing HDL files, to add to your project. Create a new source file on disk and add it to your project.

Specify simulation set: sim_1

+ | - | ↑ | ↓

Use Add Files, Add Directories, Create File

Scan and add RTL include files into project
 Copy sources into project
 Add sources from subdirectories
 Include all design sources for simulation

Create Source File

Create a new source file and add it to your project.

File type: Verilog

File name: test_smux.v

File location: <Local to Project>

OK Cancel

?

< Back Next > Finish Cancel

?

The screenshot shows the 'Add Sources' dialog box. A sub-dialog 'Create Source File' is open, prompting for a new Verilog source file named 'test_smux.v' in the local project directory. Red circles and arrows highlight the 'File type' dropdown (set to Verilog), the 'File name' input field (containing 'test_smux.v'), and the 'Create File' button at the bottom of the sub-dialog. The main dialog also features buttons for 'Add Files', 'Add Directories', and 'Create File' (the latter being highlighted). At the bottom, there are buttons for '?', '< Back' and 'Next >', 'Finish', and 'Cancel'.

Add Testbench (3/5)



Add Sources

Add or Create Simulation Sources

Specify simulation specific HDL files, or directories containing HDL files, to your project.

Specify simulation set: sim_1

In...	Name	Library	Location
1	test_smux.v	xil_defaultlib	<Local to Project>

Define Module

Define a module and specify I/O Ports to add to your source file.
For each port specified:
MSB and LSB values will be ignored unless its Bus column is checked.
Ports with blank names will not be written.

Module Definition

Module name: test_smux

I/O Port Definitions


Port Name	Direction	Bus	MSB	LSB
input	input	<input type="checkbox"/>	0	0

OK Cancel

Add Files Add Directories Create File

Scan and add RTL include files into project
 Copy sources into project
 Add sources from subdirectories
 Include all design sources for simulation

? < Back Next > Finish Cancel





Add Testbench (4/5)

smux - [C:/Users/hp/LD/smux/smux.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q Quick Access

Default Layout

Flow Navigator

PROJECT MANAGER - smux

Sources

Design Sources (1) smux (smux.v)

Constraints

Simulation Sources (2) sim_1 (2) smux (smux.v) test_smux (test_smux.v)

Utility Sources

Hierarchy Libraries Compile Order

Source File Properties

test_smux.v

Enabled

Location: C:/Users/hp/LD/smux/smux.srcs/sim_1/new

Type: Verilog

Library: xil_defaultlib

Size: 0.5 KB

General Properties

Double Click and Edit

Project Summary x | smux.v * x | test_smux.v x

C:/Users/hp/LD/smux/smux.srcs/sim_1/new/test_smux.v

```
6 // Create Date: 02/10/2020 02:04:00 PM
7 // Design Name:
8 // Module Name: test_smux
9 // Project Name: smux
10 // Target Device:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////
21 //
22 module test_smux(
23 );
24 endmodule
25 
```

Tcl Console Messages Log Reports Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report Stra
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)	Vivado Syn
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2019)	Vivado Imp

23:1 Insert Verilog



Add Testbench (5/5)

The screenshot shows the Vivado 2019.2 interface with the project "smux" open. The left sidebar contains various tools and options under categories like PROJECT MANAGER, IP INTEGRATOR, SIMULATION, RTL ANALYSIS, SYNTHESIS, IMPLEMENTATION, and PROGRAM AND DEBUG. The PROJECT MANAGER section is expanded, showing Sources, Design Sources (containing smux.smux.v), Constraints, Simulation Sources (containing sim_1 (2) which includes smux.smux.v and test_smux (test_smux.v)), and Utility Sources. Below this is the Source File Properties panel for test_smux.v, which is selected. The properties show it is Enabled, located at C:/Users/hp/LD/smux/smux.srcs/sim_1/new, is a Verilog file, and belongs to the xil_defaultlib library. The code editor window on the right displays the Verilog testbench code for test_smux.v, which includes a module definition, input and output declarations, a parameter block, and a test sequence. The code editor has syntax highlighting and a red box highlights the entire code area. The bottom of the interface shows the Design Runs table, which is currently empty.

```
module test_smux();
    wire OUT;
    reg A, B, SEL;
    smux U0(.a(A), .b(B), .sel(SEL), .out(OUT));
initial begin
    A=0;B=0;SEL=0;
    #10 A=0;B=0;SEL=1;
    #10 A=0;B=1;SEL=0;
    #10 A=0;B=1;SEL=1;
    #10 A=1;B=0;SEL=0;
    #10 A=1;B=0;SEL=1;
    #10 A=1;B=1;SEL=0;
    #10 A=1;B=1;SEL=1;
    #10 A=0;B=0;SEL=0;
end
```

Simulation (1/4)



smux - [C:/Users/hp/LD/smux/smux.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q Quick Access Ready Default Layout

Flow Navigator PROJECT MANAGER - smux

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation
- Run Behavioral Simulation
- Run Post-Synthesis Functional Simulation
- Run Post-Implementation Functional Simulation
- Run Post-Implementation Timing Simulation

RTL ANALYSIS

- Open Elab

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Source

Design Sources (1) smux (smux.v)

Constraints

Simulation Sources (1) sim_1 (1) test_smux (test_smux.v) (1)

Utility Sources

Hierarchy Libraries Compile Order

Source File Properties

Size: 0.7 KB

General Properties

Tcl Console Messages Log Reports Design Runs

Project Summary x smux.v x test_smux.v x

C:/Users/hp/LD/smux/smux.srcs/sim_1/new/test_smux.v

```
21
22
23 module test_smux();
24     wire OUT;
25     reg A, B, SEL;
```

```
37 #10 A=1;B=0;SEL=1;
38 #10 A=1;B=1;SEL=0;
39 #10 A=1;B=1;SEL=1;
40 #10 A=0;B=0;SEL=0;
41 end
42
```

Run Simulation Executing simulate step... Background Cancel

Press and Select

Simulation (2/4)



smux - [C:/Users/hp/LD/smux/smux.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Run Help Q Quick Access

Flow Navigator SIMULATION - Behavioral Simulation - Functional - sim_1 - test_smux

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Scope Sources Objects Protocol Instances

smux.v test_smux.v Untitled 1

?

Default Layout

Press to maximize

Sim Time: 1 us

Tcl Console Messages Log

Type a Tcl command here

#

run 1000ns

xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 713.539 ; gain = 11.770

INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_smux_behav' loaded.

INFO: [USF-XSim-97] XSim simulation ran for 1000ns

Launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 713.539 ; gain = 13.695

Simulation (3/4)



Use to zoom in or zoom out



Scroll this to the beginning

Simulation (4/4)

Press to close simulation

