Index of /archive/邏設實驗/108黃元豪/miscellaneous/

../
01_Syllabus.pdf                                    21-Mar-2026 11:06    228K
01_Verilog_I.pdf                                   21-Mar-2026 11:06      5M
01_Verilog_II.pdf                                  21-Mar-2026 11:06      2M
02_FPGA_Emulation.pdf                              21-Mar-2026 11:06      7M
03_Counter.pdf                                     21-Mar-2026 11:06      3M
04_shifter.pdf                                     21-Mar-2026 11:06      1M
05_Finite_State_Machine.pdf                        21-Mar-2026 11:06      4M
06_Clock_Display.pdf                               21-Mar-2026 11:06    175K
07_Clock_Multifunction.pdf                         21-Mar-2026 11:06    380K
Basys3_rm.pdf                                      21-Mar-2026 11:06    741K
CummingsHDLCON2002_Parameters.pdf                  21-Mar-2026 11:06     81K
FPGA PROTOTYPING BY VERILOG EXAMPLES .pdf          21-Mar-2026 11:06     19M
FPGA Prototyping with Verilog examples.pdf         21-Mar-2026 11:06     22M
FPGAPrototypingByVerilogExamples.pdf               21-Mar-2026 11:06     21M
Lab-0.2-Vivado-Simulation.pdf                      21-Mar-2026 11:06      2M
Lab-0.3-Vivado-Basys3-Implementation.pdf           21-Mar-2026 11:06      5M
Lab02_FPGAEmulation.pdf                            21-Mar-2026 11:06     76K
Lab07_Electronic_Clock.pdf                         21-Mar-2026 11:06     53K
fulladder.txt                                      21-Mar-2026 11:06     589
題目.pdf                                             21-Mar-2026 11:06     56K