

FPGA Emulation

Hsi-Pin Ma

http://lms.nthu.edu.tw/course/43639 Department of Electrical Engineering National Tsing Hua University



Notes from Lab1


- Always 'SAVE' before next step
- Select the right file for the next step
 - For simulation
 - For implementation

• Do not use specific names for files and directories

- Leading with number,
- Names with space,
- Names in Chinese



Design Flow



Design Verification

Behavioral

Simulation

Functional Simulation

Static Timing

Analysis

Timing

Simulation

In-Circuit Verification

Back



Important Notes

- **Draw schematic first** and then construct Verilog codes.
- Verilog RTL coding philosophy is not the same as C programming
 - Every Verilog RTL construct has its own logic mapping (for synthesis)
 - You should have the logics (draw schematic) first and then the RTL codes
 - You have to write **synthesizable** RTL codes



Digilent Basys 3 Demo Board

16 15 14 13	12	11	10	9		
↓ ↓ / ≯ 💷	AND CANAD	-		1	Callout	Component Description
					1	Power good LED
					2	Pmod connector(s)
				GONE LJB	3	Analog signal Pmod connector (XADC)
	12/1		1146		4	Four digit 7-segment display
	28 82		R102	2	5	Slide switches (16)
	RANJES 3339000	Ĩ	R33		6	LEDs (16)
	ARTIX-7 86858	0			7	Pushbuttons (5)
	E CARL	102 Z			8	FPGA programming done LED
			87	1	9	FPGA configuration reset button
					10	Programming mode jumper
	CH193	BTNC (ULB)	CT175		11	USB host connector
	BASYS 3				12	VGA connector
LD15 L014 L013 L012 L011 L010	LD9 LD8 LD7 LD6 LD5	LD4 LU3 L	.02 LD1 (U19) (E1	19) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	13	Shared UART/ JTAG USB port
		* <u>\$U2</u> \$U2	SH1		14	External power connector
		nlal			15	Power Switch
					16	Power Select Jumper
CH22 (T1) (U1) (H2) (R3) (T2) (T35 (U25 (W13) (W14) (U15)	(H15) (H17) (H1	16) (VIE)	(UID)		


Figure 1. Basys3 FPGA board with callouts.

https://reference.digilentinc.com/reference/programmable-logic/basys-3/start?redirect=1
Check Basys 3 board reference manual for details



Input/Output Connections

- LEDs are pre-wired **HIGH** active control
- 7-Seg Display are pre-wired LOW active control
- Push buttons are pre-wired **LOW** when they are at rest
- DIP switches generate
 HIGH when tuned up and generate LOW when tuned down






Test Your FPGA Board (1/3)

• Connect the demo board to PC and also the power supply


・所有的線接好再開電源
・關閉電源後再拔所有的線
・勿用導體接觸針腳
・插座別插反了
・避免長時間開機





Test Your FPGA Board (2/3)

• Don't move or remove the jumpers





Test Your FPGA Board (3/3)

BCD counts on 7-Seg Displays continuously Push buttons control the 7-Seg display QC.OF 32222 3288 886868 55535 UNIVE SITY PROGRAM IC7 Hell No of 8 § LK100MHz (N3) (12) (R3) (T2) (T3) (U2) (113) (114) (V15) (115) (W16)

DIP Switch control the LEDs



FPGA Emulation Using Xilinx Vivado



Design Flow

- Design Source Preparation
 - Design modules (.v)
 - Design constraints (I/O pin assignments) (.xdc)
- Design Simulation
 - testbench (.v)
- Design Synthesis and Implementation




Create New Project (2/3)

Continue from previous unit slides


À New Project								×				
Default Part Choose a default Xilinx p	Default Part Choose a default Xilinx part or board for your project. This can be changed later.											
Select: 🛞 Parts 📓 Boa 🏼 Filter												
	tix-7		e <u>d</u> grade -1 np grade: All	Remaining	¥							
	Package: cpg236											
<u>S</u> earch: Q _▼ xc7a35tcp	I/O Pin	⊗ √ (1 ma			GTPE2	Gb	Available	LUT				
Part	Count	RAMs	DSPs	FlipFlops	Transceivers	Transceivers	IOBs	Elements				
🔊 xc7a35tcpg236-1	2.36	50	90	41600	2	2	106	20800				
<								>				
?					< <u>B</u> ack	lext >	Finish	Cancel				



I/O Pins Assignment (1/4)



I/O Pins Assignment (2/4)



Laboratory for Reliable

Computing

THU E




I/O Pins Assignment (3/4)

Eile Edit Flow Tools Rep	xpr] - Vivado 2019.2 Doorts Window Layout View	Help Q- Quick Acc	255												Synthesis Out-of-date	details	>
· · · · · · · · · · · · · · · · · · ·															I/O Planning		
4			A 3													9	1
 Flow Navigator	Q ₹ ♦ − • Internal VREF • 0.6V • 0.675V • 0.75V • 0.9V Drop I/O banks on voltages or t I/O Port Properties × Cloce e out Name: out Direction: OUT	constraints ×	set Internal VREF.	Confirm	OK to close			×	smux.							? .	\$
SYNTHESIS	Site type: IO_L23N_T3_A0	02_D18_14			C	Cá	ancel										
Run Synthesis	Site info: SIOB_X0Y3											ւ ւ <u>։</u> Ը Ը 💭		Ī			
✓ Open Synthesized Design	Cell:	nst			~					± 0 0 0 0		Ç 🛃 🖱	0000				
Constraints Wizard	General Properties Con	figure Power															
Edit Timing Constraints	Tcl Console Messages Lo	og Reports Design I	Runs Package P	ins I/O	Ports ×											? _ 🗆	5
🐞 Set Up Debug	Q, ≍ ≑ •4 +	2															¢
🖸 Report Timing Summary	Name Direction	Interface Neg Diff Pa	r Package Pin	F	Fixed Bank	I/O Std	•	Vcco	Vref	Drive Strength	Slew Type	1	Pull Type	C	Off-Chip Termination	IN_TERM	
Report Clock Networks	i Pa IN	,	V17	~		LVCMOS33*		3.300		5	71		NONE	~ N		-	
Report Clock Interaction	🖻 b 🛛 IN		V16	~	✓ 14	LVCMOS33*	•	3.300				1	NONE	~ N	NONE 🗸		
Report Methodology	🗹 out OUT		U16		<u> </u>	LVCMOS33*	•	3.300		12 🗸	SLOW	~	NONE	✓ F	P_VTT_50 🗸		
	🖻 sel IN		W16	\sim	✓ 14	LVCMOS33*	•	3.300					NONE	~ N	NONE 🗸		
Report DRC Report Noise Report Utilization																	



I/O Pins Assignment (4/4)



Laboratory for Reliable Synthesis and Implementation (1/7)

À smux - [C:/Users/hp/LD/smux/smux.xpi	r] - Vivado 2019.2										- 0	×
<u>Eile E</u> dit F <u>l</u> ow <u>T</u> ools Rep <u>o</u>	rts Window Layout View Help	uick Access								Synth	esis Out-of-date de	etails 🛛 🔸
🖻 🔶 🔶 🗎 🖿 🗙 🕨	t≡ ✿ Σ ∞ ≫ ≫										🗮 Default Layout	~
Flow Navigator	PROJECT MANAGER - smux											? ×
Y PROJECT MANAGER	Sources	? _ 🗆 🖒 X	Project Summary	/ × smux.v ×	test_smux.v	× smux.	.xdc ×					2013
Settings Add Sources	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	¢										×
Language Templates ♀ IP Catalog ✓ IP INTEGRATOR Create Block Design	smux (smux.v) Simulation Sources (1) s sim_1 (1) Hierarchy Libraries Compile Order		1 set_property 2 set_property 3 set_property 4 set_property 5 set_property 6 set_property	IOSTANDARD LVCMOS33 IOSTANDARD LVCMOS33 IOSTANDARD LVCMOS33 PACKAGE_PIN V17 [get PACKAGE_PIN V16 [get PACKAGE_PIN W16 [get	[get_ports a] [get_ports b] [get_ports sel] _ports a] _ports b] _ports sel]							^
Open Block Design Generate Block Design	Constraint Set Properties	? 」 「パ × Synthesis is Out-of-date	8 set_property	PACKAGE_PIN U16 [get IOSTANDARD LVCMOS33	[get_ports out]	X						
> SIMULATION	constrs_1 Default directory: C:/Users/hp/LD/smux/smu	If this v Synthesis is out-of-date. OK to	vindow p	implementation first?	•	"Ŷes	5″					
✓ RTL ANALYSIS	File count: 1	'Generate ' Bitstream' will auto	omatically start when sy	inthesis and implement	itation complete	es.						
> Open Elaborated Design	Format: XDC		<u> </u>	es <u>N</u> o	Cancel							
✓ SYNTHESIS	Target constraint file: smux.xdc											
Run Synthesis												
> Open Synthesized Design												~
✓ IMPLEMENTATION	General Properties		<									>
Run Implementation Open Implemented Design		Design Runs X									?	- 0 6
,	Q ≚ ♠ I4 ≪ ▶ ≫ +	%										
 PROGRAM AND DEBUG Generate Bitstream 	Name Constraints Status ✓ ✓ synth_1 constrs_1 Synthesis Out-of- ▷ impl_1 constrs_1 Not started	WNS TNS WHS THS	TPWS Total Power		FF BRAM		DSP Start 0 2/10	t 0/20, 3:56 PM		Run Strategy Vivado Synthesis Def Vivado Implementati		
> Open Hardware Manager double	click											>
Generate a programming file after implem	nentation											

пна ее

Computing



Synthesis and Implementation (2/7)

implementation progress information

			=
A smux - [C:/Users/hp/LD/smux/smux.xpi			– 🗇 ×
<u>File E</u> dit F <u>l</u> ow <u>T</u> ools Rep <u>o</u>	rts <u>W</u> indow Layout <u>V</u> iew <u>H</u> elp <u>Q. Quick Access</u>		Running synth_design Cancel C
🖻 🔶 🔶 🗎 🐘 🗙 🕨	t≣ ✿ Σ ∞ ∞ ≫		📰 Default Layout 🗸 🗸
Flow Navigator	PROJECT MANAGER - smux		? ×
Y PROJECT MANAGER	Sources ? _ □ Ľ ×	Project Summary × smux.v × test_smux.v × smux.xdc	× ? 🗆 🖸
Settings		C:/Users/hp/LD/smux/smux.srcs/constrs_1/new/smux.xdc	×
Add Sources	✓ ☐ Design Sources (1)	Q, 🔛 ← → 🐰 🖬 🗈 🗙 🖊 🎟 ♀	۵
Language Templates	• smux (smux.v)	1 set_property IOSTANDARD LVCMOS33 [get_ports a]	^
₽ IP Catalog	✓ □ Constraints (1) > □ constra 1 (1)	2 set_property IOSTANDARD LVCMOS33 [get_ports b]	
✓ IP INTEGRATOR	✓ □ Simulation Sources (1)	3 set_property IOSTANDARD LVCMOS33 [get_ports sel] 4 set_property PACKAGE_PIN V17 [get_ports a]	
Create Block Design	> 🗁 sim_1 (1)	5 set_property PACKAGE_PIN V16 [get_ports b]	
Open Block Design	> 🖻 Utility Sources	6 set_property PACKAGE_PIN W16 [get_ports sel] 7 set_property PACKAGE_PIN U16 [get_ports out]	
Generate Block Design		8 set_property IOSTANDARD LVCMOS33 [get_ports out]	
Generate block Design	Hierarchy Libraries Compile Order	9	
> SIMULATION	Constraint Set Properties ? _ D 🖸 X		
✓ RTL ANALYSIS	□ constrs_1 ← → ♦		
> Open Elaborated Design	Default directory: C:/Users/hp/LD/smux/smux.srcs/constrs_1/new		
	File count: 1		
✓ SYNTHESIS	Format: XDC		
Run Synthesis	Target constraint file: smux.xdc		
> Open Synthesized Design	✓ Active		
✓ IMPLEMENTATION	General Properties	<	~
Run Implementation			· -
Open Implemented Design	Tcl Console Messages Log Reports Design Runs ×		? _ 🗆 🛚
> Open implemented Design	Q ≩ ♦ • ∞ + %		
✓ PROGRAM AND DEBUG			Start Elapsed Run Strategy
↓ ⁰¹ Generate Bitstream	✓ ⊃ synth_1 constrs_1 Running synth_design ⊠ impl_1 constrs_1 Queued	2	2/10/20, 4:19 PM 00:00:00 Vivado Synthesis Defaults (Vivado Synthesis 2019) 00:00:00 Vivado Implementation Defaults (Vivado Implement
> Open Hardware Manager	A impl_1 constis_1 Queded		0.00.00 vivado implementation belautis (vivado implement
	<		>

Synthesis and Implementation (3/7)

smux - [C:/Users/hp/LD/smux/smux.xpr]	- Vivado 2019.2		0							1 1		- 0	\times
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools Rep <u>o</u> r	ts <u>W</u> indow Layout <u>V</u> iew <u>H</u> elp <u>Q</u> Quick Access	1	Co	nne	ect and	power	on t	he F	PGA	A board		write_bitstream Complete	e 🗸
🖻 🔶 🖈 🖻 🖿 🗙 🕨	₩ ☆ Σ ≤≤ ∅ ≫											🗮 Default Layout	~
Flow Navigator 풒	PROJECT MANAGER - smux												? ×
Y PROJECT MANAGER	Sources	? _ [l C X	Proie	ect Summary X	smux.v ×	test smux.v	× sm	nux.xdc	×		? 🗆	3 6
 Settings Add Sources Language Templates IP Catalog IP INTEGRATOR Create Block Design Open Block Design 	Q X ♦ + ? ● 0 ✓ Design Sources (1) ● * * ● * ● * ✓ Constraints (1) > ○ Constraints (1) > > ○ Simulation Sources (1) > > > > > Utility Sources > <td< td=""><td></td><td>¢ Generati</td><td>C:/U Q 1 2 3 4 5</td><td>sers/hp/LD/smux/s set_property_IOSTAP set_property_IOSTAP set_property_IOSTAP set_property_PACKAC set_property_PACKAC</td><td>mux.srcs/constrs, A DARD LVCMOS33 DARD LVCMOS33 DARD LVCMOS33 E_PIN V17 [get_ E_PIN V16 [get_</td><td>1/new/smux [get_ports a] [get_ports b] [get_ports sc ports a]</td><td>c.xdc / III] e1]</td><td>Q</td><td></td><td></td><td></td><td>×</td></td<>		¢ Generati	C:/U Q 1 2 3 4 5	sers/hp/LD/smux/s set_property_IOSTAP set_property_IOSTAP set_property_IOSTAP set_property_PACKAC set_property_PACKAC	mux.srcs/constrs, A DARD LVCMOS33 DARD LVCMOS33 DARD LVCMOS33 E_PIN V17 [get_ E_PIN V16 [get_	1/new/smux [get_ports a] [get_ports b] [get_ports sc ports a]	c.xdc / III] e1]	Q				×
Generate Block Design SIMULATION	Hierarchy Libraries Compile Order Constraint Set Properties	Next			tion successfully co	npleted.	[get_ports of	11]					
 RTL ANALYSIS > Open Elaborated Design 	C:/Users/hp/LD/smux/smux.srcs/constrs_1/new) ⊻iew Re Open <u>H</u>	ports ardware	ted Design Manager ry Configuration Fil	2							
 SYNTHESIS Run Synthesis Open Synthesized Design 	File count: 1 Format: XDC Target constraint file: smux.xdc Image: Active Smux.xdc) <u>G</u> enerat			Cancel							
✓ IMPLEMENTATION	General Properties				<								>
Run Implementation Open Implemented Design PROGRAM AND DEBUG	Tcl Console Messages Log Reports Design Runs × Q ₹ ♦ 14 ≪ ▶ > + % Name Constraints Status WN ∨ ✓ synth_1 constrs_1 synth_design Complete! WN	IS TNS	WHS 1	THS TP	WS Total Power	Failed Routes	LUT FF	BRAM 0.0	URAM C	SP Start 0 2/10/20, 4:19 PM	Elapsed	? _ Run Strategy Vivado Synthesis Defaults (Vivado Synthe	
 Generate Bitstream Open Hardware Manager After synthes 	is and implementation	NA	NA 1	NA NA	1.103	0		0.0	0	0 2/10/20, 4:20 PM		Vivado Implementation Defaults (Vivado	_
5	1 <												>

Constraint Set: constrs_1

Laboratory for Reliable

Computing

HILL P.




Synthesis and Implementation (4/7)

			_							
smux - [C:/Users/hp/LD/smux/smux.xpr]			- 0	×						
	s Window Layout View Help Q-Quick Access		write_bitstream Compl							
	👫 🌣 ∑ 🖄 🖋 🔀 Dashboard		🗮 Default Layout	~						
Flow Navigator	HARDWARE MANAGER - unconnected			? ×						
Y PROJECT MANAGER	1 No hardware target is open. Open target									
Settings Add Sources	Hardware Auto Connect X	smux.v × test_smux.v × smux.xdc ×	?							
Language Templates	Available Targets on Server	C:/Users/hp/LD/smux/smux.srcs/sources_1/new/smux.v		×						
₽ IP Catalog	Open New Target	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		•						
 IP INTEGRATOR Create Block Design Open Block Design 	No content	1 Timescale Ins / Ips 2 (b) ///////////////////////////////////								
Generate Block Design	Constraint Set Properties ? _ D L ×	7 // Design Name: 8 // Module Name: smux 9 // Project Name: 10 // Target Devices:								
✓ RTL ANALYSIS	Carl ← → ↔	11 // Tool Versions: 12 // Description:								
> Open Elaborated Design	Default directory: C:/Users/hp/LD/smux/smux.srcs/c	13 /// 14 // Dependencies:								
	File count: 1									
✓ SYNTHESIS	Format: XDC	16 // Revision: 17 // Revision 0.01 - File Created								
Run Synthesis	Target constraint file: smux.xdc	18 // Additional Comments:								
> Open Synthesized Design	Active			~						
	General Properties	A 1		>						
Run Implementation	Tcl Console × Messages Serial I/O Links Serial I/O	Scans	? _							
> Open Implemented Design				^						
Y PROGRAM AND DEBUG										
👫 Generate Bitstream	Run output will be captured here: C:/Users/hp/LD/smux/smux.runs/synth_1/runme.log [Mon Feb 10 16:19:40 2020] Launched impl_1									
✓ Open Hardware Manager	Aun output will be captured here: C:/Users/hp/LD/smux/smux.runs/impl_1/runme.log									
Open Target	open_hw_manager									
Program Device				>						
Add Configuration Memory [Type a Tcl command here									
Automatically connect to local hardware ta	get									
i da se										



Synthesis and Implementation (5/7)





Synthesis and Implementation (6/7)

À smux - [C:/Users/hp/LD/smux/smux.xp	r] - Vivado 2019.2		– 🗇 X
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools Rep <u>o</u>	erts Window Layout View Help Q-Quick Access		write_bitstream Complete 🗸
	👫 🏟 ∑ 🖄 🖉 🔀 Dashboard -		🗮 Default Layout 🗸 🗸
Flow Navigator	HARDWARE MANAGER - localhost/xilinx_tcf/Digilent/210183A	A1033A	? ×
Y PROJECT MANAGER	1 There are no debug cores. Program device Refresh device		
🍄 Settings	Hardware ? _ D Ľ ×	smux.v × test smux.v × smux.xdc ×	2 🗆 🖸
Add Sources		C:/Users/hp/LD/smux.smux.srcs/sources_1/new/smux.v	× ×
Language Templates	Name Status		
年 IP Catalog	✓ I localhost (1) Connected		\$ ^
	✓ ■ ✓ xilinx_tcf/Digilent/210183 Open	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Tî
✓ IP INTEGRATOR	✓ ⊕ xc7a35t_0 (1) Program	3 // Company:	
Create Block Design	I XADC (System Monit	4 // Engineer: 5 //	
Open Block Design		6 // Create Date: 02/10/2020 01:46:53 PM	
Generate Block Design		7 // Design Name: 8 // Module Name: smux	
		9 // Project Name:	
SIMULATION	Hardware Device Properties ? _ □ □ ×	10 // Target Devices:	
✓ RTL ANALYSIS	⊕ xc7a35t_0 ← → 🌣	11 // Tool Versions: 12 // Description:	
Open Elaborated Design	Name: xc7a35t_0	13 ///	
> Open Elaborated Design	Part: xc7a35t	14 // Dependencies: 15 //	
✓ SYNTHESIS	ID code: 0362D093	16 // Revision:	
Run Synthesis	IR length: 6	17 // Revision 0.01 - File Created 18 // Additional Comments:	
> Open Synthesized Design	Status: Programmed V	19 //	
. , , ,	<u><</u>		~
✓ IMPLEMENTATION	General Properties	K	>
Run Implementation	Tcl Console × Messages Serial I/O Links Serial I/O	D Scans	? _ 🗆 🗹
> Open Implemented Design	Q, X ≑ II ⊑ III 亩		
	<pre>set_property FULL_PROBES.FILE {} [get_hw_devices xc7</pre>	a35t_0]	^
✓ PROGRAM AND DEBUG	<pre>set_property PROGRAM.FILE {C:/Users/hp/LD/smux/smux.</pre>	runs/impl_1/smux.bit} [get_hw_devices_xc7a35t_0]	
👫 Generate Bitstream	 □ program_hw_devices [get_hw_devices xc7a35t_0] △ INFO: [Labtools 27-3164] End of startup status: HIGH 		
 Open Hardware Manager 	🖨 refresh_hw_device [lindex [get_hw_devices xc7a35t_0]	0]	
Open Target	☐ INFO: [Labtools 27-1434] Device xc7a35t (JTAG device	index = 0) is programmed with a design that has no supported debug core(s) in it.	
Program Device			×
Add Configuration Memory [<u> </u>		
	P		



Synthesis and Implementation (7/7)

11 m JTAG USB . 2. E GIL . 2. digliontine.com រីតិត 1 6 1 1 **R N** <u>8888</u>88 IC2 *\$ **UNIVERSITY PROGRAM** 8508 IC7 8 5 8118 CLK100HHz (45) BA З S CU13) ↓ CD9 CD8 CD7 CD4 CD5 CD4 CD5 CD4 CD2 CD1 ↓ CU13) ↓ CU13) ↓ CU14) ↓ CU14) ↓ CU15) ↓ CU19) ↓ CU (P3) 10

Program Finished




Some Notes

- Sometimes, the database of the design will be corrupted, and any changes will not take effect or your board behaves weird.
 - Open a new project with fresh source files.
- Look into the 'Errors' or 'Warnings' windows to debug your design.
- If you finish your lab at dorm and want to bring it to the lab for demo
 - DO NOT copy the entire directory to the lab and use the same directory for demo
 - Just copying the .v and .xdc files to the lab is sufficient.
 - Use 'New Project' in the lab and open the existing source files to re-implement your design for demo



7-Segment Display (1/2)

• The anodes of segments forming each digit on all four displays are connected to the same FPGA pin (AN3, AN2, AN1, AN0) (common anode)






7-Segment Display (2/2)

- 8 pins to control each 7-segment display
 - Including the point
- 4 pins (W4,V4,U4,U2) to choose which 7-seg to display
- Device is low activated

Basys 3™ FPGA Board Bæsiges ent & Rusan Board Bæsiges ent & Rusan Board Bæsiges ent & Rusan Board Reference Magualent° 🔬 DIGILENT° 🔬 DIGILENT°





Symbol	CA	СВ	CC	CD	CE	CF	CG	СР
FPGA Pin	W7	W6	U8	V8	U5	V5	U7	V7




Example

All 4 digits of 7-Seg Display show same number (BCD number output)









A BCD to Seven-Segment Display Decoder

 $\begin{array}{c|c} A \\ F \\ G \\ B \\ E \\ D \\ P \end{array}$

// define segment codes
`define SS_0 8'b00000011
`define SS_1 8'b10011111
`define SS_2 8'b00100101
`define SS_3 8'b00001101
`define SS_4 8'b10011001
`define SS_5 8'b01001001
`define SS_6 8'b01000001
`define SS_7 8'b00011111
`define SS_8 8'b0000001
`define SS_9 8'b00001001

module display(segs, bin);
output [7:0] segs;
input [3:0] bin;
reg [7:0] segs;
always @*
case (bin)

4'd0: segs = `SS_0; 4'd1: segs = `SS_1; 4'd2: segs = `SS_2;

4'd3: segs = `SS 3;

4'd4: segs = `SS_4;

4'd5: segs = `SS_5; 4'd6: segs = `SS_6;

4'd7: segs = `SS_7;

4'd8: segs = `SS_8;

4'd9: segs = `SS_9;

default: segs = 8'b0000000;

endcase

endmodule



Top Module (ssd.v)

```
module ssd(seg, bin, ssd_ctl);
output [3:0] ssd_ctl;
output [7:0] seg;
input [3:0] bin;
```

display U0(.segs(seg),.bin(bin));

assign ssd_ctl = 4'b0000;

endmodule



ssd.xdc (1/2)

Four anode control signals
set_property PACKAGE_PIN W4 [get_ports {ssd_ctl[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_ctl[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_ctl[2]}]
set_property PACKAGE_PIN U4 [get_ports {ssd_ctl[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_ctl[1]}]
set_property PACKAGE_PIN U2 [get_ports {ssd_ctl[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_ctl[0]}]

#8 common segment controls
set_property PACKAGE_PIN W7 [get_ports {seg[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[6]}]
set_property PACKAGE_PIN U8 [get_ports {seg[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[6]}]
set_property PACKAGE_PIN V8 [get_ports {seg[5]}]
set_property PACKAGE_PIN V8 [get_ports {seg[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[4]}]




ssd.xdc (2/2)

set_property PACKAGE_PIN U5 [get_ports {seg[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[3]}]
set_property PACKAGE_PIN V5 [get_ports {seg[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[1]}]
set_property PACKAGE_PIN V7 [get_ports {seg[1]}]
set_property PACKAGE_PIN V7 [get_ports {seg[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[0]}]

#4-bit binary input set_property PACKAGE_PIN W17 [get_ports {bin[3]}] set_property IOSTANDARD LVCMOS33 [get_ports {bin[3]}] set_property PACKAGE_PIN W16 [get_ports {bin[2]}] set_property IOSTANDARD LVCMOS33 [get_ports {bin[2]}] set_property PACKAGE_PIN V16 [get_ports {bin[1]}] set_property IOSTANDARD LVCMOS33 [get_ports {bin[1]}] set_property PACKAGE_PIN V17 [get_ports {bin[0]}] set_property IOSTANDARD LVCMOS33 [get_ports {bin[0]}]



Example



binary input: 0101