

Introduction

Hsi-Pin Ma

<http://lms.nthu.edu.tw/course/43639>

Department of Electrical Engineering

National Tsing Hua University

Outline

- Introduction
- Sample Design
- Structural Modeling
- RTL Modeling
- Logic Modeling and Simulation Using Xilinx ISE
- A Simple Example

Introduction


Hardware Description Language

- A high-level programming language offering special constructs to model microelectronic circuits
 - Describe the operation of a circuit at various level of abstraction
 - Behavior
 - Function
 - Structure
 - Describe the timing of a circuit
 - Express the concurrency of circuit operation

Levels of Abstraction

- Behavioral Level (Architectural / Algorithmic Level)
 - Describes a system by the flow of data between its functional blocks
 - Defines signal values when they change
- Register Transfer Level (Dataflow Level)
 - Describe a system by the flow of data and control signals between and within its functional blocks
 - Defines signal values with respect to a clock
 - RTL (Register Transfer Level) is frequently used for the Verilog description with the combination of behavioral and dataflow constructs which is acceptable to logic synthesis tools.
- Gate Level (Structural)
 - A model that describes the gates and the interconnections between them
- Transistor / Switch / Physical Level
 - A model that describes the transistors and the interconnections between them


VLSI Design Flow



Event Simulation of a Verilog Model

- **Compilation**
 - Compilation and elaboration
- **Initialization**
 - Initialize module parameters
 - Set other storage element to unknown (X) state
 - Unknown or un-initialized
 - Set undriven nets to the high-impedance (Z) state
 - Tri-state or floating
- **Simulation**


Verilog Simulation



Sample Design

Scenario

Device under Test (DUT)



Logic Function in Verilog

- Combinational logic
 - logic function: $out = a \cdot sel + b \cdot sel'$
 - **assign** `out = (a&sel) | (b&(~sel)) ;`
- Basic logic operator
 - AND: &
 - OR: |
 - NOT: ~

Verilog Module

module name declaration

```
module smux(out, a, b, sel);
```

```
output out;
```

```
input a,b,sel;
```


I/O definition

```
assign out = (a&sel) | (b&(~sel));
```

module functionality

```
endmodule
```

Verilog Testbench



RTL Modeling


Two Primary Constructs

- continuous assignments
 - begin with an **assign** keyword, and can represent simple combinational logics
- always procedure blocks
 - A procedure block encapsulates one or more lines or programming statements, along with information about when the statements should be executed

Continuous Assignments

- **assign** continuous construct
 - combinational logics

```
module SMUX (out,a,b,sel);  
output out;  
input a,b,sel;  
  
    assign out = (a&sel) | (b&(~sel));  
  
endmodule
```




This **out** has to be declared as “wire” or “output” data type.
This expression can not be inside **always @()**.

always Procedure Block

- **always** statements

```
module SMUX (out,s,b,sel);  
output out;  
input a,b,sel;  
reg out;  
  
always @*  
    out = (a&sel) | (b&(~sel));  
  
endmodule
```



This **out** has to be declared as “reg” data type.

Operators (1 / 3)

Bitwise Operators		
OP	Usage	Description
\sim	$\sim m$	Invert each bit of m
$\&$	$m \& n$	AND each bit of m with each bit of n
$ $	$m n$	OR each bit of m with each bit of n
\wedge	$m \wedge n$	Exclusive OR each bit of m with n
$\sim \wedge$ or $\wedge \sim$	$m \sim \wedge n$ or $m \wedge \sim n$	Exclusive NOR each bit of m with n
Unary Reduction Operators		
OP	Usage	Description
$\&$	$\& m$	AND all bits in m together (1-bit result)
$\sim \&$	$\sim \& m$	NAND all bits in m together (1-bit result)
$ $	$ m$	OR all bits in m together (1-bit result)
$\sim $	$\sim m$	NOR all bits in m together (1-bit result)
\wedge	$\wedge m$	Exclusive OR all bits in m (1-bit result)
$\sim \wedge$ or $\wedge \sim$	$\sim \wedge m$ or $\wedge \sim m$	Exclusive NOR all bits in m (1-bit result)

Operators (2/3)

Arithmetic Operators		
OP	Usage	Description
+	$m + n$	Add n to m
-	$m - n$	Subtract n from m
-	$-m$	Negate m (2's complement)
*	$m * n$	Multiply m by n
/	m / n	Divide m by n
%	$m \% n$	Modulus of m / n

The divisor for divide operator may be restricted to constants and a power of 2
 Synthesis not supported

Logical Operators		
OP	Usage	Description
!	$!m$	Is m not true? (1-bit True/False result)
&&	$m \&\& n$	Are both m and n true? (1-bit True/False result)
	$m n$	Are either m or n true? (1-bit True/False result)

Equality Operators (compares logic values of 0 and 1)		
OP	Usage	Description
==	$m == n$	Is m equal to n? (1-bit True/False result)
!=	$m != n$	Is m not equal to n? (1-bit True/False result)

Identity Operators (compares logic values of 0, 1, x, and z)		
OP	Usage	Description
===	$m === n$	Is m identical to n? (1-bit True/False result)
!==	$m !== n$	Is m not identical to n? (1-bit True/False result)

Synthesis not supported

Synthesis not supported

Operators (3/3)

Relational Operators		
OP	Usage	Description
<	$m < n$	Is m less than n? (1-bit True/False result)
>	$m > n$	Is m greater than n? (1-bit True/False result)
<=	$m <= n$	Is m less than or equal to n? (True/False result)
>=	$m >= n$	Is m greater than or equal to n? (True/False result)


Logical Shift Operators		
OP	Usage	Description
<<	$m << n$	Shift m left n-times
>>	$m >> n$	Shift m right n-times

Misc Operators		
OP	Usage	Description
? :	$sel?m:n$	If sel is true, select m: else select n
{ }	$\{m,n\}$	Concatenate m to n, creating larger vector
{ {} }	$\{n\{m\}\}$	Replicate m n-times

Logic Modeling and Simulation Using Xilinx Vivado

Design Flow


- General design flow
 - Design construction
 - Behavioral simulation
 - Design implementation
 - Timing simulation
- HDL-based design Flow



Important Notes

- **Draw schematic first** and then construct Verilog codes.
- Verilog RTL coding philosophy is not the same as C programming
 - Every Verilog RTL construct has its own logic mapping (for synthesis)
 - You should have the logics (draw schematic) first and then the RTL codes
 - You have to write **synthesizable** RTL codes

Open Vivado

The screenshot shows the Vivado 2019.2 software interface. At the top, there is a menu bar with 'File', 'Flow', 'Tools', 'Window', and 'Help'. Below the menu bar is the Vivado logo and 'HLx Editions' text. On the right side, there is the XILINX logo. The main area is divided into three sections: 'Quick Start', 'Tasks', and 'Learning Center'. The 'Quick Start' section has three options: 'Create Project >', 'Open Project >', and 'Open Example Project >'. The 'Tasks' section has three options: 'Manage IP >', 'Open Hardware Manager >', and 'Xilinx Tcl Store >'. The 'Learning Center' section has three options: 'Documentation and Tutorials >', 'Quick Take Videos >', and 'Release Notes Guide >'. On the right side, there is a 'Recent Projects' panel listing several projects with their file paths: 'binary_counter', 'nsw', 'stopwatch', 'shift_reg', and 'ssd'. At the bottom left, there is a 'Tcl Console' tab.

Open New Project (1 / 2)

Vivado 2019.2

File Flow Tools Window Help Q: Quick Access

VIVADO
HLx Editions

Double Click

Quick Start

- Create Project >
- Open Project >
- Open Example Project >

Tasks

- Manage IP >
- Open Hardware Manager >
- Xilinx Tcl Store >

Learning Center

- Documentation and Tutorials >
- Quick Take Videos >
- Release Notes Guide >

Tcl Console

New Project

Create a New Vivado Project

This wizard will guide you through the creation of a new project.

To create a Vivado project you will need to provide a name and a location for your project files. Next, you will specify the type of flow you'll be working with. Finally, you will specify your project sources and choose a default part.

Project Name

Enter a name for your project and specify a directory where the project data files will be stored.

Project name:

Project location:

Create project subdirectory

Project will be created at: G:/Users/hp/LD/smux

< Back **Next >** Finish Cancel

? < Back **Next >** Finish Cancel

Open New Project (2/3)

New Project

Project Type
Specify the type of project to create.

- RTL Project**
You will be able to add sources, create block designs in IP Integrator, and analysis.
 Do not specify sources at this time
- Post-synthesis Project**: You will be able to add sources, view de
 Do not specify sources at this time
- I/O Planning Project**
Do not specify design sources. You will be able to view part/pac
- Imported Project**
Create a Vivado project from a Synplify, XST or ISE Project File.
- Example Project**
Create a new Vivado project from a predefined template.

New Project

Default Part
Choose a default Xilinx part or board for your project. This can be changed later.

Select: **Parts** Boards

Filter

Product category: All Speed grade: -1

Family: Artix-7 Temp grade: All Remaining

Package: cpq236

Reset All Filters

Search: Q- xc7a35tcp (1 match)

Part	I/O Pin Count	Block RAMs	DSPs	FlipFlops	GTPE2 Transceivers	Gb Transceivers	Available IOBs	LUT Elements
xc7a35tcpq236-1	136	50	90	41600	2	2	106	20800

Finish

< Back **Next >** Finish Cancel

New Project Summary

① A new RTL project named 'lab1' will be created.

② The default part and product family for the new project:
Default Part: xc7a35tcpq236-1
Product: Artix-7
Family: Artix-7
Package: cpq236
Speed Grade: -1

Finish

To create the project, click Finish

< Back Next > **Finish** Cancel

Open New Project (3/3)

smux - [C:/Users/hp/LD/smux/smux.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q Quick Access Ready

Flow Navigator PROJECT MANAGER - smux

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Sources

Design Sources

Constraints

Simulation Sources

Utility Sources

Hierarchy Libraries Compile Order

Properties

Select an object to see properties

Project Summary

Overview | Dashboard

Settings Edit

Project name: smux
Project location: C:/Users/hp/LD/smux
Product family: Artix-7
Project part: xc7a35tcbg236-1
Top module name: Not defined
Target language: Verilog
Simulator language: Mixed

Synthesis

Status: Not started
Messages: No errors or warnings
Part: xc7a35tcbg236-1
Strategy: Vivado Synthesis Defaults
Report Strategy: Vivado Synthesis Default Reports
Incremental synthesis: None

Implementation

Status: Not started
Messages: No errors or warnings
Part: xc7a35tcbg236-1
Strategy: Vivado Implementation Defaults
Report Strategy: Vivado Implementation Default Reports
Incremental implementation: None

DRC Violations

[Run Implementation](#) to see DRC results

Timing

[Run Implementation](#) to see timing results

Tcl Console Messages Log Reports **Design Runs**

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report Str
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)	Vivado Syn
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2019)	Vivado Imp

New Source (1/5)

smux - [C:/Users/hp/LD/smux/smux.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q Quick Access

Flow Navigator PROJECT MANAGER - smux

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Sources

- Design Sources
- Constraints
- Simulation Sources
- Utility Sources

Hierarchy Libraries Co

Properties... Ctrl+E

- Hierarchy Update
- Refresh Hierarchy
- IP Hierarchy
- Edit Constraints Sets...
- Edit Simulation Sets...
- Add Sources... Alt+A**

Project Summary

Overview | Dashboard

Settings Edit

Project name: smux
 Project location: C:/Users/hp/LD/smux
 Product family: Artix-7
 Project part: xc7a35tcpq236-1
 Top module name: Not defined
 Target language: Verilog
 Simulator language: Mixed

Synthesis Implementation

Add Sources

VIVADO HLY Editions

Add Sources

This guides you through the process of adding and creating sources for your project

- Add or create constraints
- Add or create design sources**
- Add or create simulation sources

Tcl Console Messages Log Reports Design Runs

Name	Constraints	Status	WNS	TNS	WHS
synth_1	constrs_1	Not started			
impl_1	constrs_1	Not started			

XILINX

< Back **Next >** Finish Cancel

Press and Right Click

New Source (2/5)

 Add Sources ✕

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project. 

 Create Source File ✕

Create a new source file and add it to your project. 

File type: Verilog ▼

File name: ✕

File location: ▼

? OK Cancel


below

Add Files Add Directories Create File


Scan and add RTL include files into project
 Copy sources into project
 Add sources from subdirectories

?< BackNext >FinishCancel

New Source (3/5)



New Source (4/5)



Define a module and specify I/O Ports to add to your source file.
For each port specified:
MSB and LSB values will be ignored unless its Bus column is checked.
Ports with blank names will not be written.

Module Definition

Module name:


I/O Port Definitions

Port Name	Direction	Bus	MSB	LSB
a	input	<input type="checkbox"/>	0	0
b	input	<input type="checkbox"/>	0	0
sel	input	<input type="checkbox"/>	0	0
out	output	<input type="checkbox"/>	0	0

The 'out' port name and its 'output' direction are circled in red. A red arrow points from the 'output' option in the dropdown menu to the 'OK' button.

Design Runs

New Source (5/5)



Remember to save files

press and double click

Project Summary x **smux.v ***

```

C:/Users/hp/LD/smux/smux.srcs/sources_1/new/smux.v
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module smux(
24     input a,
25     input b,
26     input sel,
27     output out
28 );
29     endmodule
30
31
32 endmodule
33

```

Code Editor Content:

```


12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module smux(
24     input a,
25     input b,
26     input sel,
27     output out
28 );
29     endmodule
30
31
32 endmodule
33

```

Design Runs Table:

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	St
synth_1	constrs_1	Not started													
impl_1	constrs_1	Not started													

Add Testbench (1/5)



smux - [C:/Users/hp/LD/smux/smux.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q Quick Access

Flow Navigator PROJECT MANAGER - smux

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Sources

- Design Sources (1)
 - smux (smux.v)
- Constraints
- Simulation Sources (1)
 - sim_1 (1)
- Utility Sources

Project Summary x smux.v * x

C:/Users/hp/LD/smux/smux.srcs/sources_1/new/smux.v

// Description:
13 //
14 // Dependencies:

Add Sources

VIVADO HLx Editions

Add Sources

This guides you through the process of adding and creating sources for your project

- Add or create constraints
- Add or create design sources
- Add or create simulation sources

Source File Properties

smux.v

Enabled

Location: C:/Users/hp/LD/smux/smux.srcs/sources_1/new

Type: Verilog

Library: xil_defaultlib

Size: 0.6 KB

General Properties


Tcl Console Messages Log Reports Design Runs

Name	Constraints	Status	WNS	TNS	WHS
synth_1	constrs_1	Not started			
impl_1	constrs_1	Not started			

XILINX

< Back **Next >** Finish Cancel

Add Testbench (2/5)



Add Sources

Add or Create Simulation Sources

Specify simulation specific HDL files, or directories containing HDL files, to add to your project. Create a new source file on disk and add it to your project.

Specify simulation set:

Use Add Files, Add Directories, or **Create File**

Scan and add RTL include files into project
 Copy sources into project
 Add sources from subdirectories
 Include all design sources for simulation

Create Source File

Create a new source file and add it to your project.

File type: Verilog

File name:

File location:

Add Testbench (3/5)

Add Sources

Add or Create Simulation Sources

Specify simulation specific HDL files, or directories containing HDL files, to your project.

Specify simulation set:

In...	Name	Library	Location
1	test_smux.v	xil_defaultlib	<Local to Project>

Add Files
 Add Directories
 Create File

Scan and add RTL include files into project
 Copy sources into project
 Add sources from subdirectories
 Include all design sources for simulation

Define Module

Define a module and specify I/O Ports to add to your source file.
For each port specified:
MSB and LSB values will be ignored unless its Bus column is checked.
Ports with blank names will not be written.

Module Definition

Module name:

I/O Port Definitions

Port Name	Direction	Bus	MSB	LSB
	input	<input type="checkbox"/>	0	0

Add Testbench (4/5)

smux - [C:/Users/hp/LD/smux/smux.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q Quick Access Ready

Flow Navigator PROJECT MANAGER - smux

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Sources

- Design Sources (1)
 - smux (smux.v)
- Constraints
- Simulation Sources (2)
 - sim_1 (2)
 - smux (smux.v)
 - test_smux (test_smux.v)**
- Utility Sources

Source File Properties

test_smux.v

- Enabled
- Location: C:/Users/hp/LD/smux/smux.srsrcs/sim_1/new
- Type: Verilog
- Library: xil_defaultlib
- Size: 0.5 KB

Project Summary x smux.v * x test_smux.v x

C:/Users/hp/LD/smux/smux.srsrcs/sim_1/new/test_smux.v

```

6 // Create Date: 02/10/2020 02:04:00 PM
7 // Design Name:
8 // Module Name: test_smux
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module test_smux(
24
25 );
26 endmodule
27
    
```


Tcl Console Messages Log Reports Design Runs x

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report Stra
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)	Vivado Syn
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2019)	Vivado Imp

23:1 | Insert Verilog

Double Click and Edit

Add Testbench (5/5)



smux - [C:/Users/hp/LD/smux/smux.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help

Flow Navigator PROJECT MANAGER - smux

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Sources

- Design Sources (1)
 - smux (smux.v)
- Constraints
- Simulation Sources (2)
 - sim_1 (2)
 - smux (smux.v)
 - test_smux (test_smux.v)
- Utility Sources

Source File Properties

test_smux.v

Enabled

Location: C:/Users/hp/LD/smux/smux.srcs/sim_1/new

Type: Verilog

Library: xil_defaultlib

Size: 0.5 KB

test_smux.v

```


21
22
23 module test_smux();
24     wire OUT;
25     reg A, B, SEL;
26
27     smux U0(.a(A), .b(B), .sel(SEL), .out(OUT));
28
29     initial
30     begin
31
32         A=0;B=0;SEL=0;
33         #10 A=0;B=0;SEL=1;
34         #10 A=0;B=1;SEL=0;
35         #10 A=0;B=1;SEL=1;
36         #10 A=1;B=0;SEL=0;
37         #10 A=1;B=0;SEL=1;
38         #10 A=1;B=1;SEL=0;
39         #10 A=1;B=1;SEL=1;
40         #10 A=0;B=0;SEL=0;
41     end
42
    
```

Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report Str
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)	Vivado Syn
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2019)	Vivado Imp

34:19 | Insert | Verilog

Simulation (1/4)



The screenshot shows the Vivado 2019.2 interface. The 'Run Simulation' dialog box is open, displaying 'Executing simulate step...' with a progress bar. A red arrow points from the 'Run Behavioral Simulation' menu option in the 'SIMULATION' section to the dialog box. The 'Run Simulation' dialog box has 'Background' and 'Cancel' buttons. The 'Design Runs' table at the bottom shows the status of synthesis and implementation runs.

Press and Select

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report Stra
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)	Vivado Syn
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2019)	Vivado Imp

Simulation (2/4)

smux - [C:/Users/hp/LD/smux/smux.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Run Help Q: Quick Access

Flow Navigator SIMULATION - Behavioral Simulation - Functional - sim_1 - test_smux

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION**
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Scope x Sources

Na...	De...	Bl...
test_s	Verilo	
smux	Verilo	
glbl	Verilo	

Objects x Protocol Instanc

Na...	Va...	Da...
0	Logic	

smux.v x test_smux.v x **Untitled 1** x

Press to maximize

Name	Value	999,990 ps	999,992 ps	999,994 ps	999,996 ps	999,998 ps	1,000,000 ps
OUT	0						
A	0						
B	0						
SEL	0						

Tcl Console x Messages Log

```


# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 713.539 ; gain = 11.770
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_smux_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 713.539 ; gain = 13.695
    
```

Type a Tcl command here

Sim Time: 1 us

Simulation (4/4)

Press to close simulation



The screenshot shows the Vivado 2019.2 simulation environment. The main window displays a timing diagram for a behavioral simulation. The x-axis represents time in nanoseconds (ns), ranging from 0.000 ns to 110.000 ns. The y-axis lists signals: OUT, A, B, and SEL. The signals are shown as green horizontal bars indicating their active periods.

Signal Name	Value	Active Period (ns)
OUT	0	20.000 ns to 80.000 ns
A	0	40.000 ns to 80.000 ns
B	0	20.000 ns to 60.000 ns
SEL	0	10.000 ns to 70.000 ns

The interface includes a Project Manager on the left with sections for Settings, IP Integrator, Simulation, RTL Analysis, Synthesis, Implementation, and Program and Debug. The simulation is currently running, as indicated by the 'Sim Time: 1 us' at the bottom right.

Types of Verilog Construction

Verilog Module Construction (1/2)

- Separate flip-flops with other logics (two types)
 - flip-flops (edge-triggered with clock, reset)
 - combinational logics (level sensitive)
- Combinational logics
 - simple logics (AND, OR, NOT)
 - coder / decoder (mapping, addressing)
 - comparison (conditional / equality test)
 - selection (select correct results, MUX)
 - arithmetic functions and superposition (+, -, *, binary shift)
- Finite state machine (FSM)

Verilog Module Construction (2/2)

- Separate flip-flops with other logics
 - For a positive-edge-triggered D-type flip-flop with asynchronous reset

```
always @(posedge clk or negedge rst_n)
  if (~rst_n)
    q<=0;
  else
    q<=d;
```


Some Combinational Logic Examples

$$F(x, y, z) = \sum (1, 4, 5, 6, 7) = f$$

1 input: x,y,z output: f


2

x	y	z	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



3


$$f = F(x,y,z) = x + y'z$$



$$F(x, y, z) = \sum (1, 4, 5, 6, 7) = f$$

$$f = F(x, y, z) = x + y'z$$

4



```
module ex(f,x,y,z);
```

```
output f;
```

```
input x,y,z;
```

```
assign f = x | ((~y)&z);
```

```
endmodule
```

5

```
module t_ex;
```

```
wire f1;
```

```
reg x1,y1,z1;
```

```
ex U0(f(f1),.x(x1),.y(y1),.z(z1));
```

```
initial
```

```
begin
```

```
  x1=0;y1=0;z1=0;
```

```
  #5 x1=0;y1=0;z1=1;
```

```
  #5 x1=0;y1=1;z1=0;
```

```
  #5 x1=0;y1=1;z1=1;
```

```
  #5 x1=1;y1=0;z1=0;
```

```
  #5 x1=1;y1=0;z1=1;
```

```
  #5 x1=1;y1=1;z1=0;
```

```
  #5 x1=1;y1=1;z1=1;
```


```
  #5 x1=0;y1=0;z1=0;
```

```
end
```

```
endmodule
```

6

$$F(x, y, z) = \sum (1, 4, 5, 6, 7) = f$$



Example 2 (1/3)

$$\begin{aligned}
 f_1 &= x'y'z + xy'z' + xyz \\
 &= m_1 + m_4 + m_7 = \sum (1, 4, 7)
 \end{aligned}$$

- Module definition

```

module exp1(f1, x, y, z);
output f1;
input x,y,z;

assign f1 = ((~x)&(~y)&z) | (x&(~y)&(~z) | x&y&z);

endmodule

```

x	y	z	f ₁
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Example 2 (2/3)

- Testbench

```

module test_f1;
wire out;
reg a,b,c;

exp1 U0(.f1(out),.x(a),.y(b),.z(c));

initial
begin
  a=0;b=0;c=0;
  # 10 a=0;b=0;c=1;
  # 10 a=0;b=1;c=0;
  # 10 a=0;b=1;c=1;
  # 10 a=1;b=0;c=0;
  # 10 a=1;b=0;c=1;
  # 10 a=1;b=1;c=0;
  # 10 a=1;b=1;c=1;
end

endmodule


```

x	y	z	f ₁
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Example 2 (3/3)

- Simulation Results

x	y	z	f ₁
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



Example 3 (1/3)

$$\begin{aligned}
 f_2 &= x'y z + x y' z + x y z' + x y z \\
 &= m_3 + m_5 + m_6 + m_7 = \sum (3, 5, 6, 7)
 \end{aligned}$$

- Module definition

```

module exp2(f2, x, y, z);
output f2;
input x,y,z;

assign f2 = ((~x)&y&z) | (x&(~y)&z) | (x&y&(~z)) | (x&y&z);

endmodule

```

x	y	z	f ₂
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Example 3 (2/3)

- Testbench

```

module test_f2;
  wire out;
  reg a,b,c;

  exp2 U0(.f2(out),.x(a),.y(b),.z(c));

  initial
  begin
    a=0;b=0;c=0;
    # 10 a=0;b=0;c=1;
    # 10 a=0;b=1;c=0;
    # 10 a=0;b=1;c=1;
    # 10 a=1;b=0;c=0;
    # 10 a=1;b=0;c=1;
    # 10 a=1;b=1;c=0;
    # 10 a=1;b=1;c=1;
  end


endmodule
  
```

x	y	z	f ₂
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Example 3 (3/3)

- Simulation Results


x	y	z	f_2
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



Example 4: Prime Detector (1/2)

- Spec 1

- A circuit outputs a 1 when its four-bit input represents a prime number in binary
- $f(d,c,b,a)=1$ if $dcba_2$ is a prime



- Truth table

2

No	dcba	f
0	0000	0
1	0001	1
2	0010	1
3	0011	1
4	0100	0
5	0101	1
6	0110	0
7	0111	1
8	1000	0
9	1001	0
10	1010	0
11	1011	1
12	1100	0
13	1101	1
14	1110	0
15	1111	0

abbreviated truth table

No	dcba	f
1	0001	1
2	0010	1
3	0011	1
5	0101	1
7	0111	1
11	1011	1
13	1101	1
Otherwise		0


Example 4: Prime Detector (2/2)

- Normal form 2

- $f(d, c, b, a) = d'c'b'a + d'c'ba' + d'c'ba + d'cb'a + d'cba + dc'ba + dcb'a$

- Sum of minterms

- $f(d, c, b, a) = \sum m(1, 2, 3, 5, 7, 11, 13)$



Verilog Module v1 (assign)

$$f(d, c, b, a) = d'a + d'c'b + cb'a + c'ba$$

```
module prime(isprime, a, b, c, d);  
output isprime;  
input a,b,c,d;  
  
assign isprime= ((~d)&a) | ((~d)&(~c)&b) | (c&(~b)&a) | ((~c)&b&a));  
  
endmodule
```

Verilog Module v2 (case)

let in[3:0]=dcba (bus)

- Use “case”

```
module prime(isprime, in);  
output isprime; // true if input is prime  
input [3:0] in; // 4-bit input  
reg isprime; // for signal to be assigned in always block  
  
always @*  
  case (in)  
    1,2,3,5,7,11,13: isprime = 1'b1;  
    default: isprime = 1'b0;  
  endcase  
  
endmodule
```


Testbench

```
module test_prime;
wire isprime;
reg [3:0] in;


// instantiate module to test
prime U0(.isprime(isprime),.in(in));

initial
begin
    in=0; // set to initial value
    repeat (16) // loop 16 times
    begin
        #100 // delay for 100 time unit
        $display("in = %2d isprime = %1b", in, isprime);
        in = in +1; // increment input
    end
end
endmodule
```

A 2-to-4 Line Decoder



a ₁	a ₀	b ₃	b ₂	b ₁	b ₀
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0



```

module Dec24(a, b);
input [1:0] a; // binary input (2 bits wide)
output [3:0] b; // one-hot output (4 bits wide)

```

```

assign b[3]=a[1]&a[0];
assign b[2]=a[1]&(~a[0]);
assign b[1]=(~a[1])&a[0];
assign b[0]=(~a[1])&(~a[0]);

```

```

endmodule

```


$$b_3 = a_1 a_0$$

$$b_2 = a_1 a'_0$$

$$b_1 = a'_1 a_0$$

$$b_0 = a'_1 a'_0$$

A BCD to Seven-Segment Display Decoder




```
// define segment codes
`define SS_0 7'b1111110
`define SS_1 7'b0110000
`define SS_2 7'b1101101
`define SS_3 7'b1111001
`define SS_4 7'b0110011
`define SS_5 7'b1011011
`define SS_6 7'b1011111
`define SS_7 7'b1110000
`define SS_8 7'b1111111
`define SS_9 7'b1111011
```

```
module sseg(segs, bin);
output [6:0] segs;
input [3:0] bin;
reg [6:0] segs;

always @*
case (bin)
4'd0: segs = `SS_0;
4'd1: segs = `SS_1;
4'd2: segs = `SS_2;
4'd3: segs = `SS_3;
4'd4: segs = `SS_4;
4'd5: segs = `SS_5;
4'd6: segs = `SS_6;
4'd7: segs = `SS_7;
4'd8: segs = `SS_8;
4'd9: segs = `SS_9;
default: segs = 7'b0000000;
endcase
endmodule
```

Maximun Unit

$$y = \max\{a, b\}$$



```

module Max(a, b, y);
input [3:0] a, b; // two input variables (4 bits wide)
output reg [3:0] y; // maximum output (4 bits wide)

```

```

assign gt=(a>b) ? 1 : 0;

```

```

always @*

```

```

  if (gt)

```

```

    y = a;

```

```

  else

```

```

    y = b;

```

```

endmodule

```

```

always @*

```

```

  if (a > b)

```

```

    y = a;

```

```

  else


```

```

    y = b;

```

Ripple-Carry Adder (1/2)



```
module adder(a, b, cin, cout, s);
```

```
parameter n=4;
```

```
input [n-1:0] a, b;
```

```
input cin;
```

```
output reg [n-1:0] s;
```

```
output cout;
```

```
reg [n-1:0] c;
```

```
integer i;
```

```
assign cout = c[n];
```

```
always @*
```

```
  c[0] = cin;
```

```
always @*
```

```
  for (i=0;i<n;i=i+1)
```


```
    {c[i+1],s[i]} = a[i] + b[i] + c[i];
```

```
endmodule
```

```
assign {c[1],s[0]} = a[0] + b[0] + c[0];
assign {c[2],s[1]} = a[1] + b[1] + c[1];
assign {c[3],s[2]} = a[2] + b[2] + c[2];
assign {c[4],s[3]} = a[3] + b[3] + c[3];
```



Multi-bit Binary Adder (2/2)



```

module Adder1(a, b, cin, cout, s);
  parameter n=8;
  input [n-1:0] a, b;
  input cin;
  output [n-1:0] s;
  output cout;

  assign {cout, s} = a + b + cin;

endmodule

```