| Project Statistics |
| PROP_Enable_Message_Filtering=false |
PROP_FitterReportFormat=HTML |
| PROP_LastAppliedGoal=Balanced |
PROP_LastAppliedStrategy=Xilinx Default (unlocked) |
| PROP_ManualCompileOrderImp=false |
PROP_PropSpecInProjFile=Store all values |
| PROP_SelectedInstanceHierarchicalPath=/test_run |
PROP_Simulator=ISim (VHDL/Verilog) |
| PROP_SynthTopFile=changed |
PROP_Top_Level_Module_Type=HDL |
| PROP_UseSmartGuide=false |
PROP_UserConstraintEditorPreference=Text Editor |
| PROP_intProjectCreationTimestamp=2015-04-04T00:16:54 |
PROP_intWbtProjectID=5DD01F12847F40CDB2079B54B4D8E745 |
| PROP_intWbtProjectIteration=19 |
PROP_intWorkingDirLocWRTProjDir=Same |
| PROP_intWorkingDirUsed=No |
PROP_lockPinsUcfFile=changed |
| PROP_selectedSimRootSourceNode_behav=work.test_run |
PROP_xilxBitgStart_IntDone=true |
| PROP_AutoTop=true |
PROP_DevFamily=Spartan6 |
| PROP_DevDevice=xc6slx16 |
PROP_DevFamilyPMName=spartan6 |
| PROP_DevPackage=csg324 |
PROP_Synthesis_Tool=XST (VHDL/Verilog) |
| PROP_DevSpeed=-3 |
PROP_PreferredLanguage=Verilog |
| FILE_UCF=1 |
FILE_VERILOG=5 |