

FPGA Emulation

Hsi-Pin Ma

http://lms.nthu.edu.tw/course/24953 Department of Electrical Engineering National Tsing Hua University



Design Flow







Important Notes

- **Draw schematic first** and then construct Verilog codes.
- Verilog RTL coding philosophy is not the same as C programming
 - Every Verilog RTL construct has its own logic mapping (for synthesis)
 - You should have the logics (draw schematic) first and then the RTL codes
 - You have to write **synthesizable** RTL codes



Notes from Lab1

- Always 'SAVE' before next step
- Select the right file for the next step
 - For simulation
 - For implementation
- Do not use wired filename
 - Number, with space, Chinese



Xilinx XC6SLX16 CS324 Demo Board



Hsi-Pin Ma

I/O Devices

- Clock generation: 40MHz oscillator
- Input devices
 - 8 DIP switches
 - 8 push buttons
 - 14x4 keypad
- Output devices
 - 16 user LEDs
 - 4 14-segment display
 - 1 128x64 LCD display
 - Audio interface













Input/Output Connections

- LEDs are pre-wired such that
 - A HIGH signal from the FPGA to turn it on
- Push buttons and DP switches are pre-wired such that
 - The corresponding input is tied to LOW when a push button is pressed or a DIP switch is turned on.



USB/JTAG Download Cable

注意: 凹槽要對到卡榫





Test Your FPGA Board (1/3)

Connect the demo board to PC and also the power supply

- 所有的線接好再開電源
 ·關閉電源後再拔所有的線
 ·勿用導體接觸針腳
 ·插座別插反了
- •避免長時間開機





Test Your FPGA Board (2/3)

• Don't move or remove the jumpers





Test Your FPGA Board (3/3)





FPGA Emulation Using Xilinx ISE



Open New Project (2/2)

elect the device and design flow for the project			
Property Name	Value		^
Product Category	All	~	
Familv	Spartan6	~	
Device	XC6SLX16	~	
Package	CSG324	~	
Speed	-3	~	
Top-Level Source Type	HDL	v	-
Svnthesis Tool	XST (VHDL/Verilog) <		
Simulator	ISim (VHDL/Verilog) <		
Preferred Language	Verilog		
Property Specification in Proiect File	Store all values	~	
Manual Compile Order			
VHDL Source Analysis Standard	VHDL-93	~	-



Back to Implementation



I/O Pins Assignment: PlanAhead (1/3)

🗯 planAhead.exe		📔 🖿 🎯 168 MB Fre	e 🔊 🎲 뿟 🗕	🐓 05:38 🖁 🌖 🛛	🌡 🖲 95% 📿 💻 🛜 💶	() 1 Q
SMUX - RTL Design - [C:\LDL\SI	MUX\planAhead_run_1	SMUX.ppr] - PlanA	head 12.4			- 7 ×
Eile Edit View Tools Window Select Layo	ut <u>H</u> elp					
🗏 🗠 🕫 X 🍕 X 🗞 🗎 🕸 🛇 🖭 🛛 🕅	laximize					
RTL Design - SMUX.ucf (target) xc6slx16csg324-3			1. X-2		YAL A YA	
I/O Ports Image: Clock R Name Dir Name Dir Neg Diff Pair State Scalar ports (4) State RTL Netlist Physical C.	ite					~
Properties - C			> 📀 📻 <			> 📀
🕈 🕈 🔯 R	Package ×		d ▷ 🗉 🛛 😻 Dev	rice ×		4 0 00
Package Pins	Package			(- 0 8 ×
Name Prohibit Port I/O Std Image: State of the stat	Dir Vcco Bank 2.5	BUFIO2 Region Type	Diff Pair Clock	Voltage Config	System Monitor Gigabit I/O	MCB
Tcl Console INFO: [HD-UCFReader 1] Finished Parsing UCF File : .\SM INFO: [HD-LIB 0] Reading timing library C:/Kilinx/12.4/ INFO: [HD-LIB 1] Done reading timing library C:/Kilinx/ Fype a Tcl command here	UK.ucf ISE_DS/PlanAhead/./parts/xilinx/spartan 12.4/ISE_DS/PlanAhead/./parts/xilinx/sp	6/spartan6.lib . artan6/spartan6.lib .				×
🗏 Tcl Console 🏾 😓 Elaboration Messages 📄 Reports						
					ISE Inte	gration Flow

Laboratory for Reliable

THU EE

I/O Pin Assignment: PlanAhead (2/3)

Don't	torget to	SAVE											CIU	
🗯 planAhea	id.exe		-	-	-		0	167 MB Free	🔊 🍪 🃆		44 🖇 🕒 🗍 🗍 🗑 95%	୦ 💻 ବି 🗖	•	. Q
💽 SMUX -	RTL Design	- [C:\LDL\SI	MUX\pl	anAhead ru	un 1\SN	IUX.	ppr]	- PlanAh	ead 12.4	ļ.				
File Edit Vie	w Tools Windo	w Select Lavo	ut Help	_	-								\rightarrow	
RTL Design SM	JX.ucf (target) * xc6slx	(16csq324-3						1.1.1						
I/O Ports													- 0	a ×
Q. X 🕸 🐂 🗐	E												_	
Name	Dir	Neg Diff Pair S	ite Bank	I/O Std	1	Voco V	Vref	Drive Strength	Slew Type	Pull Type	Off-Chip Termination	IN_TERM	[OUT_TI
All ports (4) Scalar ports	h //)		~											
- ⊡ Scalar por	Input	NZ	2 .	3 LVCMOS25				12	2 SLOW		NONE	NONE	1	IONE
- 🕹 b	Output	P2 H ⁴	5	3 LVCMOS25 3 LVCMOS25		2,500		1	2 SLOW 2 SLOW		FP VTT 50	NONE	1	VONE
-⊮ sel	Input	PI		3 LVCMOS25				1	2 SLOW		NONE	NONE	1	IONE
		THE TH	V Hai		r you		, arc		ic you	II 1/ C	,			
DTL Notice	Phanial Constants	D 1/0 Purts	Charle David		1	0								
ST RIL Netlist	_ m Physical Constraint		Clock Regio	ns										
Tcl Console													- 0	Β×
INFO: (HD-U	CFReader 1] Finished Pa IR Ol Reading timing li	arsing UCF File : .\SM ibrary C:/Xiling/12.4/	fUX.ucf /ISE DS/Plané	head/ /narts/viling	(spartant/spa	rtanfi lih	ь							^
INFO: [HD-L	IB 1] Done reading timi	ing library C:/Xiling/	/12.4/ISE_DS/	PlanAhead/./parts/x	cilinx/spartan	6/spartan	nб.lib.							
startgroup														~
														>
Type a Tcl com	and here	2.5												_
🗏 Icl Console	Elaboration Messages	s 🖃 Reports												
I/O Port: a												ISE	Integration	Flow

Hsi-Pin Ma

Laboratory for Reliable

Computing

THU EE

close

^{Computing} I/O Pin Assignment: Another Method (.ucf file) (3/3)



Laboratory for Reliable

Synthesize and Implementation

🗯 _pn.exe	📔 🖿 🎯 261 MB Free 📦 🎲 💇
ISE Project Navigator (M.81d) - C:\LDL\SMU.	X\SMUX.xise - [SMUX.ucf]
Eile Edit View Project Source Process Tools Window	Layout Help
Design ++ 🗆 & 🐳	1
👔 View: 💿 🔯 Implementation 🔿 🐼 Simulation 🚬	2
J Hierarchy	3 NET "a" LOC = N2;
SMUX SMUX SMUX (SMUX.v) SMUX.ucf	4 NET "D" LOC = P2; 5 NET "out" LOC = H5; 6 NET "sel" LOC = P1; 7
Running: Map 26	
Processes: SMUX	
User Constraints Synthesize - XST	ze" for logic synthesis.
Configure Target Device Generate Target PROM/ACE Hue	"Implement Design" for implementation.
Manage Configuration Project (iMPACT)	
Coart - Design - Files - Libranes	Design Summary (running)
Console	
Started : "Map".	

Laboratory for Reliable

Computing

NTHU EE

Download Bit File for Emulation



Laboratory for Reliable

Computing





Hsi-Pin Ma











impact4.exe			📔 🖿 😨 135 MB Free 🔊 🎲 💇	🐓 06:02 🖇 🕒
✤ ISE iMPACT (M.81d)	- [Boundary Scan]			
Bile Edit ⊻iew Operations	Qutput Debug ₩indow	Help		
i 🗋 ờ 🕞 i 🐰 🗅 🛅 🗙 🖽 🗱 💥 i	i 🔠 🚰 🗉 🥕 🌾			
iMPACT Flows ↔ □ & ×				
 ➡ Boundary Scan ➡ SystemACE ➡ Create PROM File (PR···· ➡ WebTalk Data 	TDI Exuar xc6slx16 TDO smux.bit			
iMPACT Processes ↔ □ & ×				
Available Operations are: Program Get Device ID Get Device Signature/Usercode				
 ➡ Read Device Status ➡ One Step SVF ➡ One Step XSVF 			Identify Succeeded	
<	*	Boundary Scan		



Program the Device (1/2)







Program the Device (2/2)





Some Notes (1/2)

• In any stage, you can 'Rerun All' to let your

modification take effect

	Ŕ.	_pn.exe										100						③ 140 MB Free	🔊 🍪 🔰	<u>©</u>	6 06:10	8 🕒 1
156	IS	E Pro	ject l	Nav	rigat	or (N	1.8	1d) -	C:\LI	DL\SI	MU	X\S	MU	X.x	ise	- [SI	M	UX.ucf]				
	Eile	<u>E</u> dit	⊻iew	Pro	oject	Source	e I	Process	Tools	Wind	low	Lay	out	Help)							
1) 🆻	BØ	818	Đ	0 X	5 (2)	1	»∃ ₽ ₽	BB	19 🗟	\geq	G 8	3 0	•	₽ K	? 🛛 🕨	T	*				
Des	ign									+□8>	< 🗉		1									
	Viev	v: 💿 🌆	Impleme	ntati	on 🔿	🐖 Simul	lation	ı			Þ.:		2									
6	Hie	rarchy									I		3	NET	"a"	LOC	=	N2;				
	-1	I SMI	IX								10		4	NET	"b"	LOC	=	P2;				
	6.	xc6s	lx16-3c	sg3/	24						33		5	NET	"ou	t" LC	C .	= H5;				
6		÷ 🛛 🖧	SMUX	(S1	AUX	.v)					N2		7	NET	se.	T. TC		= 21,				
•			SMUX	K.uc	f	,					A		<i>'</i>									
\$	_										24											
►	65	No Proc	esses Runi	ning							74											
91 1000	Pro	cesses:	SMUX	ζ						^	*											
244	1-1	E D	esign Su	ımn	nary/F	Reports																
20		De 🔰	esign U	tiliti	es																	
		U V	er Con	straj	nts																	
		20 Sy	nthesiz	e - 3	GT					-												
			iplemer	IT LA	esign	nin - Ti	1															
	1.	200 Ge	enerate .	PTOS Tos	rann sot T	ning Fi	le															
	1		Genera	to T	arnot	PROM	۲/۵ (TE Eile														
		2.	Manag	e Co	nfig	INON	un.	CE PRE			4											
	1	μ Δ,	naluzo I	Deci	m II	🕄 Rur	1					<	10									
158	Star	t 🕮 🕻 I	Design	Ò F	iles	Rer	un 4	All			E	Desi;	gn Su:	mmary	(Prog	rammin	g Fi	ile Generated) 🗵		SMU	X.ucf	
Con	sole					🕱 Stor)															



Some Notes (2/2)

- Sometimes, the database of the design will be corrupted, and any changes will not take effect or your board behaves weird.
 - Open a new project with fresh source files.
- Look into the 'Errors' or 'Warnings' windows to debug your design.
- If you finish your lab at dorm and want to bring it to the lab for demo
 - DO NOT copy the entire directory to the lab and use the same directory for demo
 - Just copy the .v and .ucf files to the lab is sufficient.
 - Use 'New Project' in the lab and open the existing source files to re-implement your design for demo



Verilog RTL Code Examples

Laboratory for Reliable Computing `timescale 1ns / 1ps

module SMUX(
 out, // multiplexer output
 a, // multiplexer input a
 b, // multiplexer input b
 sel // selection control signal
);
output out; // multiplexer output
input a,b; // two inputs to be selected
input sel; // selection control signal

```
// multiplexer function
assign out = (sel) ? a : b ;
```



`timescale 1ns / 1ps

```
// Filename : SMUX.v
```

// Author : Hsi-Pin Ma

// Function : multiplexer

// Last Modified : Date: 2007-02-16 21:16:17 +0800 (Fri, 16 Feb 2007)

// Revision : Revision: 1

// Copyright (c), Laboratory for Reliable Computing (LaRC), EE, NTHU
// All rights reserved

```
module SMUX(
    out, // multiplexer output
    a, // multiplexer input a
    b, // multiplexer input b
    sel // selection control signal
);
output out; // multiplexer output
input a,b; // two inputs to be selected
input sel; // selection control signal
```

```
reg out; // multiplexer output
```

```
// multiplexer function
always @*
out = (sel) ? a : b;
```

endmodule



D-type Flip Flop

module dff(

```
q, // output
d, // input
clk, // global clock
rst_n // active low reset
);
```

```
output q; // output
input d; // input
input clk; // global clock
input rst_n; // active low reset
```

```
reg q; // output (in always block)
```

```
always @(posedge clk or negedge rst_n)
if (~rst_n)
q<=0;
else
q<=d;</pre>
```

endmodule





- wire <range> ? <name> <,<name>>*;
- reg <range>? <name> <,<name>>*;
- Example

Reliable

- reg a;
- wire a;
- reg [5:2] b,c;
- wire [3:0] b,c;



14-Segment Display (1/4)

• The cathodes of similar segments on all four displays are connected to the same FPGA pin





14-Segment Display (2/4)

- 15 pins to control each 14-segment display
 - Including the point
- 4 pins to choose which 14-seg to display
- Device is low activated





14-Segment Display (3/4)

• Input: 0101 0000 0011 1111 111 Output: ABCD EFGH IJKL MNO

What is the response?





14-Segment Display (4/4)

• Input: 0101 0000 0011 1111 111 Output: ABCD EFGH IJKL MNO

