

Introduction

Hsi-Pin Ma

http://lms.nthu.edu.tw/course/24953 Department of Electrical Engineering National Tsing Hua University

Outline

- Introduction
- Sample Design
- Structural Modeling
- RTL Modeling
- Logic Modeling and Simulation Using Xilinx ISE
- A Simple Example

Introduction

Hardware Description Language

- A high-level programming language offering special constructs to model microelectronic circuits
	- Describe the operation of a circuit at various level of abstraction
		- Behavior
		- Function
		- Structure
	- Describe the timing of a circuit
	- Express the concurrency of circuit operation

Levels of Abstraction (1/2)

Levels of Abstraction (2/2)

- Behavioral Level (Architectural/Algorithmic Level)
	- Describes a system by the flow of data between its functional blocks
	- Defines signal values when they change
- Register Transfer Level (Dataflow Level)
	- Describe a system by the flow of data and control signals between and within its functional blocks
	- Defines signal values with respect to a clock
	- RTL (Register Transfer Level) is frequently used for the Verilog description with the combination of behavioral and dataflow constructs which is acceptable to logic synthesis tools.
- Gate Level (Structural)
	- A model that describes the gates and the interconnections between them
- Transistor/Switch/Physical Level
	- A model that describes the transistors and the interconnections between them

Behavior Level Abstraction

- Describe the design without implying any specific internal architecture
	- Use high level constructs (@, case, if, repeat, wait, while)
	- Usually use behavioral construct in testbench
	- Synthesis tools accept only a limited subset of these
		- Case 1: assign $Z = (S) ? A : B;$

```
module SMUX(out, a, b, sel); 
output out; 
input a,b,sel; 
wire out; 
assign out = (self) ? a : b ;
endmodule
```


Hsi-Pin Ma 7

Behavior Level Abstraction

• Case 2:

always @(input1 or input2 or ...) begin $out1 =$

end

```
module SMUX(out, a, b, sel); 
output out; 
input a,b,sel; 
reg out; 
always @(a or b or sel) 
  if (sel) 
    out=a; 
  else 
    out=b; 
endmodule
```


Gate Level Abstraction

- Synthesis tools produce a purely structural design description
	- You must derive and draw the circuit schematics first before writing Verilog codes

```
module SMUX(out, a, b, sel);
```

```
output out; 
input a,b,sel; 
wire sel_n,t1,t2;
```

```
not U0(sel_n,sel);
and U1(t1,a,rel);and U2(t2,b,sel_n); 
or U3(out,t1,t2);
```
endmodule

VLSI Design Flow

Fabrication & Testing

Event Simulation of a Verilog Model

• Compilation

– Compilation and elaboration

• Initialization

- Initialize module parameters
	- Set other storage element to unknown (X) state
		- Unknown or un-initialized
	- Set undriven nets to the high-impedance (Z) state
		- Tri-state or floating

Simulation

Laboratory for Reftable **Computing**

Sample Design

Scenario

Verilog Module

Testbench (1/4)

Declare signals

- \triangleright Instantiate modules
- Ø Applying stimulus
- \triangleright Monitor signals

endmodule

Compare this to a breadboard experiment!

Testbench (2/4)

• Declare signals

- Test pattern must be stored in storage elements first and then apply to DUT (Device under Test)
	- Use "reg" to declare the storage element
- Instantiate modules
	- Both behavioral level or gate level model can be used.

Testbench (3/4)

• Describing Stimulus

- The testbench always be described behaviorally.
- Procedural blocks are bases of behavioral modeling.
- The simulator starts executing all procedure blocks at time 0 and executes them concurrently.
- Two types of procedural blocks
	- initial
	- always

Testbench (4/4)

Structural Modeling

Verilog Primitives

- and : Logical AND
- or : Logical OR
- not : Inverter
- · buf: Buffer
- xor : Logical exclusive OR
- nand : Logical AND inverted
- nor : Logical OR inverted
- xnor : Logical exclusive OR inverted

Structural Modeling

module SMUX(out, a, b, sel);

output out; input a,b,sel; wire sel_n,t1,t2;

```
not U0(sel_n,sel); 
and U1(t1,a,sel); 
and U2(t2,b,sel_n); 
or U3(out,t1,t2);
```
endmodule

RTL Modeling

Operators (1/3)

Laboratory for Reliable

Computing

HU EI

The divisor for divide operator may be restricted to constants and a power of 2

sis not supported

Operators (3/3)

assign

• **assign** continuous construct

– combinational logics

```
module SMUX (out,a,b,sel); 
output out; 
input a,b,sel;
```

```
 assign out = (a&sel) | (b&(~sel));
```
endmodule

This out has to be declared as "wire" or or "output" data type. This expression can not be inside always $\mathcal{Q}($).

always

• **always** statements

```
module SMUX (out,s,b,sel); 
output out; 
input a,b,sel;
reg out;
```

```
always @*
   out = (a&sel) | (b&(~sel));
```
endmodule

This out has to be declared as "reg" data type.

Logic Modeling and Simulation Using Xilinx ISE

Design Flow

Important Notes

- **Draw schematic first** and then construct Verilog codes.
- Verilog RTL coding philosophy is not the same as C programming
	- Every Verilog RTL construct has its own logic mapping (for synthesis)
	- You should have the logics (draw schematic) first and then the RTL codes
	- You have to write **synthesizable** RTL codes

Open ISE

Open New Project (1/4)

Open New Project (2/4)

注意: 1. Family 有另外一個Automotive Spartan6, 別選到這個錯誤的 2. Simulator 使 用 ISim

Open New Project (3/4)

Open New Project (4/4)

New Source (1/6)

New Source (2/6)

New Source (3/6)

New Source (4/6)

New Source (5/6)

New Source (6/6)

Laboratory for Reliable **Computing**

Simulation (1/2)

Simulation (2/2)

You can use Zoom In/Zoon Out/Scroller to adjust waveform display

WARNING: A WEBPACK license was found.

WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.

WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.

This is a I its comien of IVier

A Combinational Logic Example

Design Procedure

- From the *specifications*, determine the inputs, outputs, and their symbols. **1**
- Derive the *truth table* (*functions*) from the relationship between the inputs and outputs **2**
- Derive the *simplified Boolean functions* for each output function. **3**
- Draw the logic diagram. **4**
- Construct the Verilog code according to the logic **5** diagram.
	- Write the testbench and verify the design.

6

 $\mathbf{1}$

 $F(x, y, z) = \sum (1, 4, 5, 6, 7) = f$

input: x,y,z

output: f

$F(x, y, z) = \sum (1, 4, 5, 6, 7) = f$

$$
\begin{array}{c|c|c|c|c} f=f(x,y,z)=x+y'z & \text{module t ex;} \\ \hline & \text{wire f1;} & \text{reg x1,y1,z1;} \\ \hline & \text{ex U0(.f(f1),x(x1),y(y1),z(z1));} \\ \hline & \text{initial} & \text{initial} \end{array}
$$

module ex(f,x,y,z); output f; input x,y,z;

5

 $\text{assign } f = x \mid ((\sim y) \& z);$

endmodule

module t_ex; wire f1; reg x1,y1,z1;

ex U0(.f(f1),.x(x1),.y(y1),.z(z1));

initial begin x1=0;y1=0;z1=0; #5 x1=0;y1=0;z1=1; #5 x1=0;y1=1;z1=0; #5 x1=0;y1=1;z1=1; #5 x1=1;y1=0;z1=0; #5 x1=1;y1=0;z1=1; #5 x1=1;y1=1;z1=0; #5 x1=1;y1=1;z1=1; #5 x1=0;y1=0;z1=0; end

endmodule

 $F(x, y, z) = \sum(1, 4, 5, 6, 7) = f$

Decimal Adders (1/3)

• Addition of 2 decimal digits in BCD

- $-\{C_{\text{out}}\} = A + B + C_{\text{in}}$
- $S = S_8S_4S_2S_1$, $A = A_8A_4A_2A_1$, $B = B_8B_4B_2B_1$ **1**
- A digit in BCD cannot exceed 9, add 6 (0110) for final correction.

Decimal Adders (2/3)

Decimal Adders (3/3)

Hsi-Pin Ma

Verilog Construction

- 1. Use direct mapping of figure from P52
- 2. Use definition
	- two additions
		- kz₃z₂z₁z₀₌a₃a₂a₁a₀+b₃b₂b₁b₀
		- $kz_3z_2z_1z_0+00110$
	- selection
		- output = $kz_3z_2z_1z_0$ (if $kz_3z_2z_1z_0 \le 6$)
		- output = $kz_3z_2z_1z_0+00110$ (if $kz_3z_2z_1z_0 > 6$)

Verilog Module Construction (1/2)

• Separate flip-flops with other logics (two types)

- flip-flops (edge-triggered with clock, reset)
- combinational logics (level sensitive)
- Combinational logics
	- simple logics (AND, OR, NOT)
	- coder/decoder (mapping, addressing)
	- comparison (conditional/equality test)
	- selection (select correct results, MUX)
	- arithmetic functions and superposition (+,-,*,binary shift)
- Finite state machine (FSM)

Verilog Module Construction (2/2)

• Separate flip-flops with other logics

– For a D-type flip-flop

always @(posedge clk or negedge rst_n) if (~rst_n) q<=0; else q<=1;

– For a 2-to-1 MUX

always
$$
@*
$$
\n\nif (select==1'b1)\n out=a;\nelse\n out=b;\n

assign out = (select==1'b1) ? a : b;