

### Introduction

#### Hsi-Pin Ma

http://lms.nthu.edu.tw/course/24953 Department of Electrical Engineering National Tsing Hua University



### Outline

- Introduction
- Sample Design
- Structural Modeling
- RTL Modeling
- Logic Modeling and Simulation Using Xilinx ISE
- A Simple Example



### Introduction



# Hardware Description Language

- A high-level programming language offering special constructs to model microelectronic circuits
  - Describe the operation of a circuit at various level of abstraction
    - Behavior
    - Function
    - Structure
  - Describe the timing of a circuit
  - Express the concurrency of circuit operation



### Levels of Abstraction (1/2)





# Levels of Abstraction (2/2)

- Behavioral Level (Architectural/Algorithmic Level)
  - Describes a system by the flow of data between its functional blocks
  - Defines signal values when they change
- Register Transfer Level (Dataflow Level)
  - Describe a system by the flow of data and control signals between and within its functional blocks
  - Defines signal values with respect to a clock
  - RTL (Register Transfer Level) is frequently used for the Verilog description with the combination of behavioral and dataflow constructs which is acceptable to logic synthesis tools.
- Gate Level (Structural)
  - A model that describes the gates and the interconnections between them
- Transistor/Switch/Physical Level
  - A model that describes the transistors and the interconnections between them



## **Behavior Level Abstraction**

- Describe the design without implying any specific internal architecture
  - Use high level constructs (@, case, if, repeat, wait, while)
  - Usually use behavioral construct in testbench
  - Synthesis tools accept only a limited subset of these
    - Case 1: assign Z = (S) ? A : B;

```
module SMUX(out, a, b, sel);
output out;
input a,b,sel;
wire out;
assign out = (sel) ? a : b ;
```

endmodule



Hsi-Pin Ma



### **Behavior Level Abstraction**

• Case 2:

always @(input1 or input2 or ...) begin out1 = end

module SMUX(out, a, b, sel); output out;

```
output out;
input a,b,sel;
reg out;
always @(a or b or sel)
if (sel)
out=a;
else
out=b;
endmodule
```





### **Gate Level Abstraction**

- Synthesis tools produce a purely structural design description
  - You must derive and draw the circuit schematics first before writing Verilog codes

module SMUX(out, a, b, sel);

output out; input a,b,sel; wire sel\_n,t1,t2;

```
not U0(sel_n,sel);
and U1(t1,a,sel);
and U2(t2,b,sel_n);
or U3(out,t1,t2);
```

endmodule





# **VLSI Design Flow**



Fabrication & Testing



# **Event Simulation of a Verilog Model**

### Compilation

- Compilation and elaboration
- Initialization
  - Initialize module parameters
    - Set other storage element to unknown (X) state
      - Unknown or un-initialized
    - Set undriven nets to the high-impedance (Z) state
      - Tri-state or floating

#### Simulation





Laboratory for Reliable Computing



# Sample Design



#### Scenario





# Verilog Module





# Testbench (1/4)



- Declare signals
- Instantiate modules
- Applying stimulus
- Monitor signals

endmodule

Compare this to a breadboard experiment!



# Testbench (2/4)

#### • Declare signals

- Test pattern must be stored in storage elements first and then apply to DUT (Device under Test)
  - Use "reg" to declare the storage element
- Instantiate modules
  - Both behavioral level or gate level model can be used.



### Testbench (3/4)

#### Describing Stimulus

- The testbench always be described behaviorally.
- Procedural blocks are bases of behavioral modeling.
- The simulator starts executing all procedure blocks at time 0 and executes them concurrently.
- Two types of procedural blocks
  - initial
  - always





Hsi-Pin Ma



### Testbench (4/4)





### Structural Modeling



# **Verilog Primitives**

- and : Logical AND
- or : Logical OR
- not : Inverter
- buf : Buffer
- xor : Logical exclusive OR
- nand : Logical AND inverted
- nor : Logical OR inverted
- xnor : Logical exclusive OR inverted



# Structural Modeling

module SMUX(out, a, b, sel);

output out; input a,b,sel; wire sel\_n,t1,t2;

```
not U0(sel_n,sel);
and U1(t1,a,sel);
and U2(t2,b,sel_n);
or U3(out,t1,t2);
```

#### endmodule





# **RTL Modeling**



# Operators (1/3)

	Bi	twise	e Operators		
ОР	Usage		Description		
~	~m		Invert each bit of m		
&	m & n		AND each bit of m with each bit of n		
-	m   n		OR each bit of m with each bit of n		
^	m ^ n		Exclusive OR each bit of m with n		
~^ or ^~	m ~^ n or m ^	~ n	Exclusive NOR each bit of m with n		
	Unary	Redu	iction Operators		
ОР	Usage		Description		
&	&m	ANI	D all bits in m together (1-bit result)		
~&	~&m	NAI	ND all bits in m together (1-bit result)		
	m	OR	all bits in m together (1-bit result)		
~	~ m	NO	R all bits in m together (1-bit result)		
^	^m	Exc	lusive OR all bits in m (1-bit result)		
~^ or ^~	~^m or ^~m	Exc	lusive NOR all bits in m (1-bit result)		



	Ari	thmetic Operators
ОР	Usage	Description
+	m + n	Add n to m
-	m - n	Subtract n from m
-	-m	Negate m (2's complement)
*	m * n	Multiply m by n
1	m / n	Divide m by n
%	m % n	Modulus of m / n

Laboratory for Reliable Computing

		Logical Operators
ОР	Usage	Description
!	!m	Is m not true? (1-bit True/False result)
&&	m && n	Are both m and n true? (1-bit True/False result)
Ш	m    n	Are either m or n true? (1-bit True/False result)

livisor for divide operator may be restricted to constants and a power of 2

#### ynthesis not supported

E	Equality Opera	tors (compares logic values of 0 and 1)
ОР	Usage	Description
==	m == n	Is m equal to n? (1-bit True/False result)
!=	m != n	Is m not equal to n? (1-bit True/False result)

]	dentity Opera	tors (compares logic values of 0, 1, x, and z)		
ОР	Usage	Description		
===	m === n	Is m identical to n? (1-bit True/False result)	Synthe	sis not supported
!==	m !== n	Is m not identical to n? (1-bit True/False result)	Synthe	sis not supported



# Operators (3/3)

		Relational Operators
ОР	Usage	Description
<	m < n	Is m less than n? (1-bit True/False result)
>	m > n	Is m greater than n? (1-bit True/False result)
<=	m <= n	Is m less than or equal to n? (True/False result)
>=	m >= n	Is m greater than or equal to n? (True/False result)

	Logical S	hift Operators
ОР	Usage	Description
<<	m << n	Shift m left n-times
>>	m >> n	Shift m right n-times

		Misc Operators
ОР	Usage	Description
?:	sel?m:n	If sel is true, select m: else select n
{}	{m,n}	Concatenate m to n, creating larger vector
{{}}	{n{m}}	Replicate m n-times



### assign

#### • **assign** continuous construct

combinational logics

```
module SMUX (out,a,b,sel);
output out;
input a,b,sel;
```

```
assign out = (a&sel) | (b&(~sel));
```

endmodule



This out has to be declared as "wire" or or "output" data type. This expression can not be inside always @().



#### always

#### • **always** statements

```
module SMUX (out,s,b,sel);
output out;
input a,b,sel;
reg out;
```

```
always @*
out = (a&sel) | (b&(~sel));
```

endmodule



This out has to be declared as "reg" data type.



# Logic Modeling and Simulation Using Xilinx ISE



# **Design Flow**







# **Important Notes**

- **Draw schematic first** and then construct Verilog codes.
- Verilog RTL coding philosophy is not the same as C programming
  - Every Verilog RTL construct has its own logic mapping (for synthesis)
  - You should have the logics (draw schematic) first and then the RTL codes
  - You have to write **synthesizable** RTL codes



# **Open ISE**



ISE	SE P	гоје	ct N	avigat	or (b	(.81d)							
<u>F</u> ile	<u>E</u> d	it	<u>V</u> iew	Pro	ject	<u>S</u> ource	<u>P</u> rocess	<u>T</u> ools	<u>W</u> indow	Layout	<u>H</u> elp		
	) 🦻		1	5	: Ж	DI	$ \times $	ର ଜା	» : 🌶	PB	B P	2	
Start											⇔□₽	×	
				We	lcor	ne to t	he ISE@	0 Desig	n Suite				
_P:	roject	com	mand	s									
ſ	Dpen l	Proje	ect	Projec	t Bro	wser							
		) han ia											
L	<u>IN</u> ew r	roje	ст	Open	. E <u>x</u> an	npie							
R	ecent	proj	ects –									h	
D	ouble	clic	k on s	. projec	t in th	e list belo	w to open	L					
F	test1												
L												J	
	a a su a												
		. 1811	esour	ues -									
	<u>SE De</u> Key N	esign ew F	<u>i Suite</u> 7eatum	<u>: InfoC</u> es in Pr	<u>enter</u> oject i	Navigator	:						
	<u>Futori</u> Design	als o 1 Re:	n the source	<u>Web</u> s									
	Applic	atio	n Note	<u>s</u>									



# **Open New Project (1/4)**

📧 ISE Project Navigator (M.81d)		
<u>File Edit View Project Source Process Tools Window</u>	Layout <u>H</u> elp	
፤ 🗋 ờ 🗟 🕼 😓 i 🎖 🖻 🖨 🗙 📁 🖓 🖉	₽ 🖉 🖉 🔎 🗄 🗖 🗉 🗖 🖻 🖉 🥵 🥙 🗄 🖉 🖉	
Start		
Welcome to the ISE® Design Suite Project commands	🔤 New Project Wizard	E
Open Project Project <u>B</u> rowser	Create New Project Specify project location and type.	
New Project Open Example	_ Enter a name, locations, and comment for the project	
Recent projects	Name: nmil	
Double click on a project in the list below to open		
lesti		
	Working Directory D:DATA testiproit	<u></u>
	Description: project1 is logic design lab 0	
- Additional resources		
ISE Design Suite InfoCenter		
Key New Features in Project Navigator		
<u>Iutorials on the Web</u> Design Resources		
Application Notes		
	Select the type of top-level source for the project	
	Top revel source type:	
	HDL	
	More Info Next >	Cancel
F Console		



## Open New Project (2/4)

155	New Project Wizard		X
	Project Settings Specify device and project properties.		
ſ	Select the device and design flow for the proj	iect	
	Property Name	Value	
	Product Category	ATT .	~
	Family	Spartan6	~
	Device	XC6SLX16	~
	Package	CSG324	~
	Speed	3	~
	Top-Level Source Type	HDI	2
	Synthesis Tool	XST (VHDL/Verilog)	~
	Simulator	ISim (VHDL/Verilog)	~
	Preferred Language	Verilog	~
	Property Specification in Project File	Store all values	~
	Manual Compile Order		
	VHDL Source Analysis Standard	VHDL-93	~
	Enable Message Filtering		
C	More Info	< <u>B</u> ack <u>N</u> ext > Cance	1

注意: 1. Family 有另外一個Automotive Spartan6,別選到這個錯誤的 2. Simulator 使用ISim



# **Open New Project (3/4)**

Project: Project Name: proj1 Project Path: D:\DATA\test\proj1 Working Directory: D:\DATA\test\proj1 Description: project1 is logic design lab O Top Level Source Type: HDL Pevice: Device Family: Spartan6 Device: xc6slx16 Package: csg324 Speed: -3	
<pre>Project: Project Name: proj1 Project Path: D:\DATA\test\proj1 Working Directory: D:\DATA\test\proj1 Description: project1 is logic design lab 0 Top Level Source Type: HDL evice: Device Family: Spartan6 Device: xc6slx16 Package: csg324 Speed: -3</pre>	
Project Name: proj1 Project Path: D:\DATA\test\proj1 Working Directory: D:\DATA\test\proj1 Description: project1 is logic design lab O Top Level Source Type: HDL mevice: Device Family: Spartan6 Device: xc6slx16 Package: csg324 Speed: -3	
Project Path: D:\DATA\test\proj1 Working Directory: D:\DATA\test\proj1 Description: project1 is logic design lab O Top Level Source Type: HDL evice: Device Family: Spartan6 Device: xc6slx16 Package: csg324 Speed: -3	
Working Directory: D:\DATA\test\proj1 Description: project1 is logic design lab O Top Level Source Type: HDL evice: Device Family: Spartan6 Device: xc6slx16 Package: csg324 Speed: -3	
Description: project1 is logic design lab O Top Level Source Type: HDL evice: Device Family: Spartan6 Device: xc6slx16 Package: csg324 Speed: -3	
Top Level Source Type: HDL evice: Device Family: Spartan6 Device: xc6slx16 Package: csg324 Speed: -3	
evice: Device Family: Spartan6 Device: xc6slx16 Package: csg324 Speed: -3	
Device Family: Spartan6 Device: xc6slx16 Package: csg324 Speed: -3	
Device: xc6slx16 Package: csg324 Speed: -3	
Package: csg324 Speed: -3	
Speed: -3	
Synthesis Tool: XST (VHDL/Verilog)	
Simulator: Modelsim-SE Verilog	
Preferred Language: Verilog	
Property Specification in Project File: Store all values	
Manual Compile Order: false	
VHDL Source Analysis Standard: VHDL-93	
Message Filtering: disabled	



# **Open New Project (4/4)**





# New Source (1/6)

158	ISE Project Navigator (M.81d) -	D:\DATA\test\proj1\proj1.xise						
File	: <u>E</u> dit <u>V</u> iew P <u>r</u> oject <u>S</u> ource	<u>Process</u> <u>T</u> ools <u>W</u> indow Layout <u>H</u> elp						
8	) ờ 🗐 🕼 🕼 🕼 🔂 🗊	X 15 CH - *! デ デ 25 25 デ 🗟 💫 🗄 日 日 日 1 チ ! チ 🛛 * ト 🛛 🛠 ! 🖓						
Desi	gn	↔ □ & ×						
<b>F</b> *	View: 💿 🌆 Implementation 🔘 🖡	Simulation						
-	Nierarchy							
8	proj1							
	Unassigned User Librar	🔤 New Source Wizard 🔀						
00		Select Source Type						
9		Select source type, file name and its location.						
	The view currently contain using the toolbar at left, co							
4	the Design, Files, and libra	V IP (CORE Generator & Architecture Wizard)						
	Use:	S Estimates						
	• New Source: To cr	Verilog Module						
	• Add Source: To ad	While WHDL Module						
	Add Copy of Source	File name:						
	directory and add	P VHDL Package						
►	No Processes Running	Embedded Processor						
- By:	No single design module is selected	D:\DA TA\test\proj1						
++ 1041	🗄 🎾 Design Utilities							
×44								
24								
		Add to project						
		More Info						
ISE	Start 🛋 Design 🖺 Files	Libraries						
Con	Console							
Con	906							

<



### New Source (2/6)



![](_page_38_Picture_0.jpeg)

### New Source (3/6)

![](_page_38_Figure_2.jpeg)

![](_page_39_Picture_0.jpeg)

## New Source (4/6)

![](_page_39_Figure_2.jpeg)

![](_page_40_Picture_0.jpeg)

### New Source (5/6)

![](_page_40_Figure_2.jpeg)

### New Source (6/6)

Laboratory for Reliable Computing

![](_page_41_Figure_1.jpeg)

![](_page_42_Picture_0.jpeg)

# Simulation (1/2)

ISE	📧 ISE Project Navigator (M.81d) - D:\DATA\test\proj1\proj1.xise - [proj1_test.v]							
1								
Desi	gn	_	+ □ 5 × = 27 // Inputs					
<b>T</b>	View: 🔿 🄯 Implementation 💿 🔝 Simulation	T Process Pro	perties - ISim Properties					
6	Behavioral							
6	Hierarchy	Switch Name	Property Name	Value				
	🔄 proj1		Use Custom Simulation Command File					
00	□ XCDSLXID-3CSg324		Custom Simulation Command File					
6	v uut - muxs (muxs.v)		Run for Specified Time	Write simulation duration				
	_		Simulation Run Time	1000 ns				
			Waveform Database Filename					
			Custom Waveform Configuration File					
			Specify Top Level Instance Names	work.projtest				
	No Processes Running							
EH:	Process and that Doubl	e click t	0					
+ <b>1</b>	Sim Simulator		· 1,					
×	Bohavioral Check Syntax Obtain	simulat	<u>ion results</u>	Property display wel: Standard 🚽 🗹 Display switch names 📃 🛛 Defa				
70	Simulate Behavioral Model							
				OK Cancel Apply He				
			58	#100 a=1; // a=1 b=1 sel=1				

![](_page_43_Picture_0.jpeg)

# Simulation (2/2)

You can use Zoom In/Zoon Out/Scroller to adjust waveform display

![](_page_43_Figure_3.jpeg)

WARNING: A WEBPACK license was found.

WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.

WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.

This is a T its number of ISim

![](_page_44_Picture_0.jpeg)

# A Combinational Logic Example

![](_page_45_Picture_0.jpeg)

# **Design Procedure**

- From the *specifications*, determine the inputs, outputs, and their symbols.
- <sup>2</sup> Derive the *truth table* (*functions*) from the relationship between the inputs and outputs
- Derive the *simplified Boolean functions* for each output function.
- <sup>4</sup>• Draw the logic diagram.
- Construct the Verilog code according to the logic diagram.
  - Write the testbench and verify the design.

![](_page_46_Picture_0.jpeg)

1

 $F(x, y, z) = \sum (1, 4, 5, 6, 7) = f$ 

input: x,y,z

output: f

![](_page_46_Figure_4.jpeg)

![](_page_46_Figure_5.jpeg)

![](_page_46_Figure_6.jpeg)

![](_page_47_Picture_0.jpeg)

 $F(x, y, z) = \sum (1, 4, 5, 6, 7) = f$ 

f=F(x,y,z)=x+y'z4 X y z

module ex(f,x,y,z);
output f;
input x,y,z;

5

assign  $f = x | ((\sim y) \& z);$ 

#### endmodule

module t\_ex; wire f1; reg x1,y1,z1;

ex U0(.f(f1),.x(x1),.y(y1),.z(z1));

initial begin x1=0;y1=0;z1=0; #5 x1=0;y1=0;z1=1; #5 x1=0;y1=1;z1=0; #5 x1=0;y1=1;z1=1; #5 x1=1;y1=0;z1=0; #5 x1=1;y1=1;z1=0; #5 x1=1;y1=1;z1=1; #5 x1=0;y1=0;z1=0; end

endmodule

![](_page_48_Picture_0.jpeg)

 $F(x, y, z) = \sum (1, 4, 5, 6, 7) = f$ 

🔤 Xilinx - ISE - C:\ex\ex1\ex1.ise - [Simulation]													
<u>≣ F</u> ile <u>E</u> dit <u>∖</u>	Liew Project Sc	ource ]	<u>Process</u> <u>T</u> est	Bench Sim	<u>u</u> lation <u>W</u> in	idow <u>H</u> elp							
🗋 🆻 🗟 🖉	8  ×66×	100 (2)	🗟 👂 🔎 🕻	X X 🔎 🖻	🔉 🛯 🖉 🗖	🖽 📼 🛛 🎤 😽	8 00 8	🖌 🛛 🖌	1 🖉 🖉	# 11 21 21 11 <b>#</b>	8←→ (Ξ ≌ )	5 2 <b>A</b> 74 74 3	8 O 8
00 ±==	5 1 A C 1	🖬 II 🤇	■ ▶ ▶ 1000	♥ 15									
×	burnent Circulatio									41	5.0		
Source Behav	Time: 1000 ns	1	D			2	0		4	0			60
- ex1 - xc2s50e-7	al f1	0											^
⊜ Vt_ex_v	al x1	0											
- 🗹 uut	<b>6</b> y1	0											
< >	8. z1	0											
💐 S 🤧 S: 🚺 L													
⊖ <b>3</b> t_ex_v													
-30v1													
-31yl													
-& <b>1</b> 21													
🖲 🗨 aut													
													~
	<	< >	<										>
Troc Sim	📝 ex. v 🛛 😰 Desi	gn Sum:	nary 🔽 t_ex.v	v 🛛 🔤 Simula	tion								
×													-
d cimulat	an in Anina	~~~~	ite initia	lination									>
Console	CErrors A W	arnings	Tcl Shell	Find in Fi	iles 🔤 Sim O	Console - t ex v							
a annote		crump's	a vi viivii	-ad the set of the			_						Time: 2.7 ns

# Decimal Adders (1/3)

### • Addition of 2 decimal digits in BCD

- $-\{C_{out},S\}=A+B+C_{in}$
- $S = S_8 S_4 S_2 S_1$ ,  $A = A_8 A_4 A_2 A_1$ ,  $B = B_8 B_4 B_2 B_1$
- A digit in BCD cannot exceed 9, add 6 (0110)
   for final correction.

![](_page_49_Figure_6.jpeg)

Decimal symbol	BCD digit
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110

![](_page_50_Picture_0.jpeg)

# Decimal Adders (2/3)

![](_page_50_Figure_2.jpeg)

![](_page_50_Figure_3.jpeg)

![](_page_51_Picture_0.jpeg)

# Decimal Adders (3/3)

![](_page_51_Figure_2.jpeg)

Hsi-Pin Ma

![](_page_52_Picture_0.jpeg)

# **Verilog Construction**

- 1. Use direct mapping of figure from P52
- 2. Use definition
  - two additions
    - $kz_3z_2z_1z_0=a_3a_2a_1a_0+b_3b_2b_1b_0$
    - $kz_3z_2z_1z_0+00110$
  - selection
    - $\text{ output} = kz_3z_2z_1z_0 \text{ (if } kz_3z_2z_1z_0 <= 6)$
    - output =  $kz_3z_2z_1z_0+00110$  (if  $kz_3z_2z_1z_0 > 6$ )

![](_page_53_Picture_0.jpeg)

# Verilog Module Construction (1/2)

- Separate flip-flops with other logics (two types)
  - flip-flops (edge-triggered with clock, reset)
  - combinational logics (level sensitive)
- Combinational logics
  - simple logics (AND, OR, NOT)
  - coder / decoder (mapping, addressing)
  - comparison (conditional/equality test)
  - selection (select correct results, MUX)
  - arithmetic functions and superposition (+,-,\*,binary shift)
- Finite state machine (FSM)

![](_page_54_Picture_0.jpeg)

# Verilog Module Construction (2/2)

- Separate flip-flops with other logics
  - For a D-type flip-flop

always @(posedge clk or negedge rst\_n)
if (~rst\_n)
q<=0;
else
q<=1;</pre>

– For a 2-to-1 MUX

assign out = (select==1'b1) ? a : b;