

**Technology** 

enter



#### **References**



- Why RISC-V? "Instruction Sets Want to be Free"
	- Krste Asanovic, Professor UC Berkeley, Chairman RISC-V Foundation, Co-Founder SiFive
	- [https://riscv.org/2017/05/6th-risc-v-workshop-](https://riscv.org/2017/05/6th-risc-v-workshop-proceedings/)<br>proceedings/
- RISC-V Instruction Set Manual
	- User-Level ISA
	- **Privileged Architecture**
	- [https://riscv.org/specifications/](https://riscv.org/specifications/privileged-isa/)
- RISC-V Summit and Workshop Proceedings [https://riscv.org/category/workshops/proceeding](https://riscv.org/workshops/)  $S/$

#### **What is RISC-V?**



- Fifth generation of RISC design from UC **Berkeley**
- A high-quality, license-free, royalty-free RISC ISA Specification
- Standard maintained by non-profit RISC-V Foundation
- Appropriate for all levels of computing system, from microcontrollers to supercomputers
- $\bullet$  498 (138 companies & 35 universities) for  $7<sup>th</sup>$ workshop (Nov, 2017) at WD, CA
- >1100 attendees for 2018 RISC-V summit!

#### **RISC-V Foundation**



- Mission statement
	- "to standardize, protect, and promote the free and open RISC-V instruction set architecture and its hardware and software ecosystem for use in all computing devices."
- Established as a  $501(c)(6)$  non-profit corpora(on on August 3, 2015
- First year, 41 "founding" members.
- $\bullet$  >325 members
	- l 140 members at Q3 2018
	- $\bullet$  60 at Q1 2017

### **What's Different about RISC-V?**



- Simple
	- Far smaller than other commercial ISAs
- Clean-slate design
	- Clear separation between user and privileged ISA
	- Avoids μ-architecture or technology-dependent features
- $\bullet$  A modular ISA
	- Small standard base ISA
	- <sup>l</sup> Multiple standard extensions
- Designed for extensibility/specialization
	- Variable-length instruction encoding
	- Vast opcode space available for instruction-set extensions
- Stable
	- <sup>l</sup> Base and standard extensions are frozen
	- Additions via optional extensions, not new versions

### **RISC-V Base Plus Standard Extensions**

- Four base integer ISAs
	- RV32E, RV32I, RV64I, RV128I
	- l RV32E is 16-register subset of RV32I
	- l Only <50 hardware instructions needed for base
- Standard extensions
	- M: Integer multiply/divide
	- A: Atomic memory operations (AMOs + LR/SC)
	- F: Single-precision floating-point
	- D: Double-precision floating-point
	- $\bullet$  G = IMAFD, "General-purpose" ISA
	- Q: Quad-precision floating-point



## **Other RISC-V Extensions**

- "A": Atomic Operations Extension
	- $\bullet$  Fetch-and-op
	- <sup>l</sup> Load–Reserved/Store Conditional
- **"C": Compressed Instruction Extension**
- "V" Vector Extension State (almost done)
- L: decimal floating points
	- GCC decimal floating types: Decimal32, Decimal64, and Decimal128
- B: Bit Manipulation
	- lnsert, extract, and test bit fields, rotations, funnel shifts, and bit and byte permutations, etc.
- J: Dynamically Translated Languages
	- Dynamic checks and garbage collection.
- T: Transactional Memory
- $\bullet$  P: Packed-SIMD  $\bullet$  P: Packed-SIMD  $\bullet$

## **Variable-Length Encoding**



- Extensions can use any multiple of 16 bits as instruction length
- Branches/Jumps target 16-bit boundaries even in fixed 32-bit base





## **RISC-V Privileged Architecture**

- Three privilege modes
	- User (U-mode)
	- Supervisor (S-mode)
	- Machine (M-mode)
- Supported combinations of modes:
	- M --- simple embedded systems
	- M, U --- embedded systems with protection
	- M, S, U --- systems running Unix-style OS

## **Virtual Memory Architectures (M, S, U modes)**

- Designed to support current Unix-style OS
- $\bullet$  Sv32 (RV32)
	- Demand-paged 32-bit virtual-address spaces
		- $\bullet$  10+10+12 bits
	- $\bullet$  2-level page table
	- 4 KiB pages or 4 MiB megapages
- $\bullet$  Sv39 (RV64)
	- <sup>l</sup> Demand-paged 39-bit virtual-address spaces
		- $-9+9+9+12$  bits
	- 3-level page table
	- 4 KiB pages, 2 MiB megapages, 1 GiB gigapages
- Sv48, Sv57, Sv64 (RV64)



# **On-going Efforts**

- Formal spec
- Hypervisor
- $\bullet$  Crypto
- J (dynamic translation / runtimes)
- Packed SIMD
- $\bullet$  Vector
- Security
- Fast interrupts
- $\bullet$  Trace





### **RISC-V SOFTWARE TOOLS**

#### **Simulators**

- Spike (ISS)
- RISCVEMU (ISS)
- RV8 (RISC-V simulator for x86-64)
- Qemu (ISS with dynamic translation)
	- <sup>l</sup> upstreamed
- Imperas OVP (ISS with dynamic translation)
- C++ model generated by Verilator
	- Cycle accurate
- Gem5 model



#### **Toolchains**

- GNU-based toolchains
	- binutils, gcc, glibc, newlib all upstreamed.
- LLVM port is making rapid progress.
	- RV32IMFDC upstream.
- **Bootloader** 
	- U-boot is upstream
- **Debugger** 
	- gdb upstream (SiFive)
	- **OpenOCD (SiFive)**
	- l Commercial: Segger, Lauterbach, UltraSoC, IAR



#### **Embedded and Linux**



- Embedded runtimes
	- Zephry (upstream), seL4 (upstream), FreeRTOS exists (not upstream), Micrium uC/OS and ThreadX.
- Linux kernel port was upstreamed in January 2018.
	- Only supports RV64I now
- Fedora and Debian support is in progress



### **RISC-V CORES AND CHIPS**

### **UC Berkeley RISC-V Core Generators**



- **Rocket: Family of In-order Cores** 
	- Supports 32-bit and 64-bit single-issue only
	- Dual-issue soon
	- Similar in spirit to ARM Cortex M-series and A5/A7/A53
- **BOOM: Family of Out-of-Order Cores** 
	- Supports 64-bit single-, dual-, quad-issue
	- Similar in spirit to ARM Cortex A9/A15/A57
- All based on Chisel language



- 64-bit 5-stage single-issue in-order pipeline 04-bit o-stage single-issue in-order pipeline<br>Decian minimizes impact of leng clock to outpu
- Design minimizes impact of long clock-to-output delays of compiler-<br>generated RAMs generated R unyu Design minimizes impact of long clock-to-output delays of compiler-<br>generated RAMs
- MMU supports page-based virtual memory
- 64-entry BTB, 256-entry BHT, 2-entry RAS
- <sup>l</sup> IEEE 754-2008-compliant FPU IEEE /54-2008-compliant FPU<br>Currents CD, DD fired multiply adds with bardware
	- Supports SP, DP fused multiply-adds with hardware support for subnormals
- Currently working on dual-issue in-order Rocket Currently working on dual-issue in-order Rocket  $\sim$  Supports  $\sim$  Supports that the support of  $\sim$  supports that the support of  $\sim$

## **ARM Cortex-A5 vs. RISC-V Rocket**





- PPA reporting conditions
	- 85% utilization, use Dhrystone for benchmark, frequency/power at TT 0.9V 25C, all regular VT transistors
- 10% higher in DMIPS/MHz, 49% more area-efficient

### **ARM Cortex-A9 vs. RISC-V BOOM**







### **Rocket Chip Generator**



### **Rocket Chip Configuration Parameters**

- Tune the design under different performance, power, area constraints, and diverse technology nodes
	- l No. of Rocket tiles
	- $\bullet$  No. of banks
	- No. of MSHRS
	- No. of sets in L1D & No. of ways in L1D
	- No. of sets in L1I & No. of ways in L1I
	- Coherence protocol: MI, MEI, MSI, MESI
	- Size of data TLB
	- Size of instruction TLB
	- Size of BTB
	- No. of trackers in coherence manager
	- $\bullet$  Instantiate FPU?
	- No. of floating-point pipeline stages
	- $\bullet$  Width of off-chip I/O
	- l …



#### **PULPINO Core**

- ETH Zurich and University of Bologna
- <sup>l</sup> PULP: Parallel Ultra-Low-Power Processor
- PULPino: A single-core RISC-V SoC
	- RV32I, partial RV32M, Compressed
	- <sup>l</sup> Custom instructions
		- Hardware loops
		- Post-incr. Id and st
		- Multiply-Accumulate
		- $\bullet$  ALU extensions (min, max, abs, ...)
- Use SystemVerilog
	- Built from grounds up
- Use in NXP small cores

Debug Unit

**JTAG** 

Slave

SPI



SPI

Master

SPI

 $l^2C$ 

 $PC$ 

GPIO

GPIO

UART

**UART** 



## **ETH Zurich Ariane: An opensource 64-bit RISC-V**

- $\bullet$  RV64-IC(MA)
- Full privileged specification
	- $\bullet$  Linux
- 6-stage pipeline
	- In order issue, out-of-order write-back, in-order commit
	- **Branch prediction**
	- Scoreboarding
- Boot into Linux user on FPGA

#### **SiFive**

- Core members from UC Berkeley.
- <https://www.sifive.com/risc-v-core-ip>
- $\bullet$  3 series
	- $\bullet$  E Cores
		- 32-bit embedded cores
		- MCU, edge computing, AI, IoT
	- S Cores
		- l 64-bit embedded cores
		- Storage, AR/VR, machine learning
	- U Cores
		- 64-bit application processors
		- Linux, datacenter, network baseband  $\sum_{25}$



### **Andes Cores --- AndeStar V5 Architecture**

- Baseline extension instructions
	- Memory accesses and branches with fewer instructions
	- Code size reduction on top of C-extension
- DSP/SIMD based on GPR
	- P-extension proposal
- Simplified custom instructions
- Non-instruction extensions: CSR-based
	- Vectored PLIC with priority preemption (Fast interrupts proposal)
	- Stack protection mechanism
	- Power management
	- Cache management in finer granularity
	- Simultaneous support for write-back and write-thru

## **nVidia Use Case: Replacing inhouse Core**





Flexibility to address both lower cost and higher performance.

#### **WD RISC-V Core**

- 2-way, superscalar, mostly in- order core with 9 stages pipeline:
	- Support for RV32IMC
	- <sup>l</sup> 1 Load/Store pipe
	- 1 MLY
	- <sup>l</sup> 1 DIV
	- 4 ALU engines
- First RISC-V based SoC for NAND controller applications
	- Full advantage of open source software ecosystem for RISC-V
	- Instruction optimization for NAND media handling
	- Freedom of power and performance optimization for end application 28



### **Summary**



- Modern ISA design
	- Lean and modular
- Excellent (educational) source on processor design
	- Silicon-verified cycle-accurate
		- Rocket chip and Pulpino
	- **Andes Cores**
	- Flexible and easy to extend
- Fast progress on toolchain, simulators and software stack!