

Computer Architecture

CH4 Processor Microarchitecture (III)

Prof. Ren-Shuo Liu
NTHU EE
Fall 2017






Outline


- Background
- Single-cycle design
- Pipelined design
 - Pipeline concepts and MIPS's pipeline
 - Cost and issues of pipelining
- Detailed pipelined datapath and control
 - Trace the pipeline
 - Dependencies, hazards, and forwarding
 - Stalls and exceptions

Recap Single-Cycle Datapath





Multi-Cycle Datapath






Trace the Pipeline

- Four examples
 - Only one lw instruction
 - Only one sw instruction
 - Only one R-type instruction
 - Five consecutive instructions



LW's 1st (IF) Stage/Cycle


pc





LW's 2nd (ID) Stage/Cycle


lw rd, imm(rs1)





LW's 3rd (EX) Stage/Cycle


lw rd, imm(rs1)






LW's 4th (MEM) Stage/Cycle


Iw rd, imm(rs1)





LW's 5th (WB) Stage/Cycle


lw rd, imm(rs1)





SW's 1st (IF) Stage/Cycle


pc





SW's 2nd (ID) Stage/Cycle


sw rs2, imm(rs1)





SW's 3rd (EX) Stage/Cycle


sw rs2, imm(rs1)






SW's 4th (MEM) Stage/Cycle

sw rs2, imm(rs1)






SW's 5th (WB) Stage/Cycle

- Do nothing


sw rs2, imm(rs1)





R-Type's 1st (IF) Stage/Cycle


pc





R-Type's 2nd (ID) Stage/Cycle


add rd, rs1, rs2





R-Type's 3rd (EX) Stage/Cycle


add rd, rs1, rs2





R-Type's 4th (MEM) Stage/Cycle


add rd, rs1, rs2






R-Type's 5th (WB) Stage/Cycle

add rd, rs1, rs2






Consecutive Instruction Example

```
        # int a;
        # int b;
        # int c;
...
...
80:  lw   t1, 0(gp)      #
84:  lw   t2, 4(gp)      #
88:  nop                #
92:  add  t3, t1, t2    # c = a + b;
96:  sw   t3, 8(gp)      #
```

80:	lw	t1, 0(gp)
84:	lw	t2, 4(gp)
88:	nop	
92:	add	t3, t1, t2
96:	sw	t3, 8(gp)

First Cycle

80




80:	lw	t1,	0(gp)	
84:	lw	t2,	4(gp)	
88:	nop			
92:	add	t3,	t1,	t2
96:	sw	t3,	8(gp)	

Second Cycle

84

lw t1, 0(gp)




80:	lw	t1,	0(gp)	
84:	lw	t2,	4(gp)	
88:	nop			
92:	add	t3,	t1,	t2
96:	sw	t3,	8(gp)	

Third Cycle

88

lw t2, 4(gp)

lw t1, 0(gp)



80:	lw	t1,	0(gp)
84:	lw	t2,	4(gp)
88:	nop		
92:	add	t3,	t1, t2
96:	sw	t3,	8(gp)


Forth Cycle

92

nop

lw t2, 4(gp)

lw t1, 0(gp)



80:	lw	t1, 0(gp)
84:	lw	t2, 4(gp)
88:	nop	
92:	add	t3, t1, t2
96:	sw	t3, 8(gp)

Fifth Cycle


96

add t3, t1, t2

nop

lw t2, 4(gp)

lw t1, 0(gp)



```

80:  lw   t1, 0(gp)
84:  lw   t2, 4(gp)
88:  nop
92:  add t3, t1, t2
96:  sw   t3, 8(gp)

```

Sixth Cycle


100

sw t3, 8(gp)

add t3, t1, t2


nop

lw t2, 4(gp)






Simplified Pipeline Diagram






Resource Usage Diagram







Resource Usage Diagram






Real Hardware Diagram






Pipeline Control


- Control signals are derived from each instruction
 - Just like single-cycle datapath
- Control signals are passed along just like the data




Pipeline Control

What are they?






Datapath without Control





Datapath with Control






Dependencies and Hazards


• Dependencies

- Operand of the current instruction depends on a previous instruction's outcome



• Hazards



- Current PC cannot be executed right now
- Pipeline needs to postpone executing current PC (i.e., **stall**) for some cycles
- Dependencies may result in hazards
- Pipeline hardware design can resolve some hazards
- Compiler can avoid some hazards






Anatomy of Data Dependencies

- Source operand, rd or rt



- Source instruction type,
e.g., R-type, lw, & branch
- Distance, e.g., 1~5
- Destination instruction type,
e.g., R-type, lw, sw, & branch
- Destination operand, rd

Results







Detailed Analysis

- ALU - ALU

alu r3, rs1, rs2



alu rd, r3, r4






Detailed Analysis

- ALU - LW

alu r3, rs1, rs2



lw rd, imm(r3)






Detailed Analysis

- ALU - SW

alu r3, rs1, rs2



sw rs2, imm(r3)






Detailed Analysis

- ALU - SW

alu r3, rs1, rs2



sw r3, imm(rs1)





Detailed Analysis

- ALU - Branch

alu r3, rs1, rs2




其實這邊也是Forwardable，但是後來beq有
做加速的硬體(兩兩做XOR)，數值運算會變成
在ID處直接運算，就可能造成Hazard，故中間
要空一個instruction

beq r3, rs2, imm




beq r3, rs2, imm





Results





Analysis

- LW - ALU

lw r3, imm(rs1)



r3 → WB

alu rd, r3, rs2



alu rd, r3, rs2



IF → EX



Analysis

- LW - LW

lw r3, imm(rs1)



lw rd, imm(r3)



lw rd, imm(r3)





Analysis

- LW - SW

lw r3, imm(rs1)



sw rs2, imm(r3)



sw rs2, imm(r3)





Analysis

- LW - SW






Analysis


- LW - SW

lw r3, imm(rs1)




beq r3, rs2, imm





Results






Hazard Example


Time (in clock cycles)	CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9
Value of register \$2:	10	10	10	10	10/-20	-20	-20	-20	-20

Program execution order
(in instructions)


sub \$2, \$1, \$3




and \$12, \$2, \$5




or \$13, \$6, \$2



add \$14, \$2,\$2




sw \$15, 100(\$2)



ALU從register file拿到的，不是最新的值
→ solution:
ALU改由他處得最新的值



Forwarding (Bypassing)






Forwarding Paths

- For a 5-stage pipeline
 - Forwarding destinations
 - rs1 of ALU, beq, and SW
 - rs2 of ALU and beq
 - rs2 of SW
 - Forwarding sources
 - rd of the 1-cycle-earlier ALU
 - rd of the 2-cycle-earlier ALU
 - rd of the 1-cycle-earlier LW
 - rd of the 2-cycle-earlier LW

Forwarding Paths



- rd of the 2-cycle-earlier ALU and LW

- rd of the 1-cycle-earlier ALU

- rd of the 1-cycle-earlier ALU and LW



Forwarding Control

- Take special care of
 - Don't forward any result to \$0, which is always zero
add $\$0, \$1, \$2$
add $\$3, \$0, \$4$
 - Forward the latest value for double dependencies
add $\$1, \$1, \$2$
add $\$1, \$1, \$3$
add $\$1, \$1, \$4$



Forwarding Control

- Fwd x to rs = $f_1(\text{inst}, \text{inst}', \text{inst}'')$
- Fwd inst'.rd to rs
 - $\text{inst} \in \{\text{ALU}, \text{beq}, \text{lw}, \text{sw}\}$ and
 - $\text{inst}' \in \{\text{ALU}\}$ and
 - $\text{inst}.rs == \text{inst}'.rd$ and
 - $\text{inst}.rs != 0$
- Fwd inst''.rd to rs
 - $\text{inst} \in \{\text{ALU}, \text{beq}, \text{lw}, \text{sw}\}$ and
 - $\text{inst}'' \in \{\text{ALU}, \text{lw}\}$ and
 - $\text{inst}.rs == \text{inst}''.rd$ and
 - $\text{inst}.rs != 0$ and
 - Fwd inst'.rd to ALU_in is false // not double dependency



Forwarding Control

- Fwd $\text{inst}''.\text{rd}$ to $\text{inst}'.\text{rs2} = f_2(\text{inst}, \text{inst}', \text{inst}'')$
- Fwd $\text{inst}''.\text{rd}$ to $\text{inst}'.\text{rs2}$
 - $\text{inst}' \in \{\text{sw}\}$ and
 - $\text{inst}'' \in \{\text{lw}\}$ and
 - $\text{inst}'.\text{rs2} == \text{inst}''.\text{rd}$ and
 - $\text{inst}'.\text{rs2} != 0$



Outline

- Background
- Single-cycle design
- Pipelined design
 - Pipeline concepts and MIPS's pipeline
 - Cost and issues of pipelining
- Detailed pipelined datapath and control
 - Trace the pipeline
 - Dependencies, hazards, and forwarding
 - Stalls and exceptions