


Computer Architecture

CH4 Processor Microarchitecture (III)

Prof. Ren-Shuo Liu
NTHU EE
Fall 2017






Outline

- Background
- Single-cycle design
- Pipelined design
 - Pipeline concepts and MIPS's pipeline
 - Cost and issues of pipelining
- Detailed pipelined datapath and control
 - Trace the pipeline
 - Dependencies, hazards, and forwarding
 - Stalls and exceptions




Recap Single-Cycle Datapath





Multi-Cycle Datapath






Trace the Pipeline

- Four examples
 - Only one lw instruction
 - Only one sw instruction
 - Only one R-type instruction
 - Five consecutive instructions



LW's 1st (IF) Stage/Cycle


pc





LW's 2nd (ID) Stage/Cycle


lw rd, imm(rs1)





LW's 3rd (EX) Stage/Cycle


`lw rd, imm(rs1)`





LW's 4th (MEM) Stage/Cycle


`lw rd, imm(rs1)`





LW's 5th (WB) Stage/Cycle


lw rd, imm(rs1)





SW's 1st (IF) Stage/Cycle


pc





SW's 2nd (ID) Stage/Cycle


sw rs2, imm(rs1)





SW's 3rd (EX) Stage/Cycle


sw rs2, imm(rs1)





SW's 4th (MEM) Stage/Cycle

sw rs2, imm(rs1)






SW's 5th (WB) Stage/Cycle

- Do nothing


sw rs2, imm(rs1)





R-Type's 1st (IF) Stage/Cycle


pc





R-Type's 2nd (ID) Stage/Cycle


add rd, rs1, rs2






R-Type's 3rd (EX) Stage/Cycle


add rd, rs1, rs2



R-Type's 4th (MEM) Stage/Cycle




add rd, rs1, rs2





R-Type's 5th (WB) Stage/Cycle

add rd, rs1, rs2






Consecutive Instruction Example

```
... ..  
80:  lw  t1, 0(gp)      # int a;  
84:  lw  t2, 4(gp)     # int b;  
88:  nop                # int c;  
92:  add t3, t1, t2    # ... ..  
96:  sw  t3, 8(gp)     #  
                          #  
                          #  
                          # c = a + b;  
                          #
```

First Cycle

```
80: lw t1, 0(gp)
84: lw t2, 4(gp)
88: nop
92: add t3, t1, t2
96: sw t3, 8(gp)
```

80




Second Cycle

```

80: lw t1, 0(gp)
84: lw t2, 4(gp)
88: nop
92: add t3, t1, t2
96: sw t3, 8(gp)
    
```

84

lw t1, 0(gp)



Third Cycle


```

80: lw t1, 0(gp)
84: lw t2, 4(gp)
88: nop
92: add t3, t1, t2
96: sw t3, 8(gp)
    
```

88

lw t2, 4(gp)

lw t1, 0(gp)



Forth Cycle

```


80: lw t1, 0(gp)
84: lw t2, 4(gp)
88: nop
92: add t3, t1, t2
96: sw t3, 8(gp)
    
```

92

nop

lw t2, 4(gp)

lw t1, 0(gp)



Fifth Cycle

```

80: lw t1, 0(gp)
84: lw t2, 4(gp)
88: nop
92: add t3, t1, t2
96: sw t3, 8(gp)
    
```


96

add t3, t1, t2

nop

lw t2, 4(gp)

lw t1, 0(gp)



Sixth Cycle

```

80: lw t1, 0(gp)
84: lw t2, 4(gp)
88: nop
92: add t3, t1, t2
96: sw t3, 8(gp)
    
```


100

sw t3, 8(gp)

add t3, t1, t2


nop

lw t2, 4(gp)






Simplified Pipeline Diagram






Resource Usage Diagram






Resource Usage Diagram






Real Hardware Diagram





Pipeline Control

- Control signals are derived from each instruction
 - Just like single-cycle datapath
- Control signals are passed along just like the data




Pipeline Control

What are they?


WB	• •
M	• • •
EX	• •

PC






Datapath without Control





Datapath with Control





Dependencies and Hazards

- Dependencies

- Operand of the current instruction depends on a previous instruction's outcome




PC:



- Hazards


- Current PC cannot be executed right now
- Pipeline needs to postpone executing current PC (i.e., **stall**) for some cycles
- Dependencies may result in hazards
- Pipeline hardware design can resolve some hazards
- Compiler can avoid some hazards

control and data dependencies




structure hazards

hazards



Anatomy of Data Dependencies

- Source operand, rd or rt




- Source instruction type, e.g., R-type, lw, & branch
- Distance, e.g., 1~5
- Destination instruction type, e.g., R-type, lw, sw, & branch

- Destination operand, rd




Results





Detailed Analysis


- ALU - ALU





Detailed Analysis


- ALU - LW





Detailed Analysis


- ALU - SW





Detailed Analysis


- ALU - SW






Detailed Analysis

- ALU - Branch





Results




- `rs2` can be forwarded (no hazard)
- `rs1` dependency causes no hazard if distance >= 2 (similar to `lw`-R-type)



Analysis


- LW - ALU





Analysis


- LW - LW





Analysis


- LW - SW





Analysis

- LW - SW





Analysis

- LW - SW




beq **r3**, rs2, imm




有做加速



Results






Hazard Example

	Time (in clock cycles)								
Value of register \$2:	CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9
	10	10	10	10	10/-20	-20	-20	-20	-20

Program execution order (in instructions)



ALU從register file拿到的，不是最新的值
 → solution: ALU改由他處得最新的值




Forwarding (Bypassing)

Time (in clock cycles)

Value of register \$2:	CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9
	10	10	10	10	10/-20	-20	-20	-20	-20

Program execution order (in instructions)




- Write-back value becomes rs1 or rs2 before being written into the register file



Forwarding Paths

- For a 5-stage pipeline
 - Forwarding destinations
 - rs1 of ALU, beq, and SW
 - rs2 of ALU and beq
 - rs2 of SW
 - Forwarding sources
 - rd of the 1-cycle-earlier ALU
 - rd of the 2-cycle-earlier ALU
 - rd of the 1-cycle-earlier LW
 - rd of the 2-cycle-earlier LW

Forwarding Paths





Forwarding Control

- Take special care of
 - Don't forward any result to \$0, which is always zero
 - add \$0, \$1, \$2
 - add \$3, \$0, \$4
 - Forward the latest value for double dependencies
 - add \$1, \$1, \$2
 - add \$1, \$1, \$3
 - add \$1, \$1, \$4




Forwarding Control

- Fwd x to rs = $f_1(\text{inst}, \text{inst}', \text{inst}'')$
- Fwd inst'.rd to rs
 - inst $\in \{\text{ALU}, \text{beq}, \text{lw}, \text{sw}\}$ and
 - inst' $\in \{\text{ALU}\}$ and
 - inst.rs == inst'.rd and
 - inst.rs != 0
- Fwd inst''.rd to rs
 - inst $\in \{\text{ALU}, \text{beq}, \text{lw}, \text{sw}\}$ and
 - inst'' $\in \{\text{ALU}, \text{lw}\}$ and
 - inst.rs == inst''.rd and
 - inst.rs != 0 and
 - Fwd inst'.rd to ALU_in is false // not double dependency



Forwarding Control

- Fwd $inst''$.rd to $inst'$.rs2 = $f_2(inst, inst', inst'')$
- Fwd $inst''$.rd to $inst'$.rs2
 - $inst' \in \{sw\}$ and
 - $inst'' \in \{lw\}$ and
 - $inst'.rs2 == inst''$.rd and
 - $inst'.rs2 \neq 0$



Outline

- Background
- Single-cycle design
- Pipelined design
 - Pipeline concepts and MIPS's pipeline
 - Cost and issues of pipelining
- **Detailed pipelined datapath and control**
 - Trace the pipeline
 - Dependencies, hazards, and forwarding
 - Stalls and exceptions