


Computer Architecture

CH4 Processor Microarchitecture (I)

Prof. Ren-Shuo Liu
NTHU EE
Fall 2017






Outline



- Background
- Single-cycle design
- Pipelined design

Processor




1~2 billion transistors in a modern processor


Processor




除了combinational的element的latency外，還要加上Flip Flop的一個clock latency.




Processor



||



=



=



Simplified Processor Example

- Single-cycled
- Simplified instruction (sub)set
 - Memory access
 - lw, sw
 - Arithmetic/logical
 - add, sub, and, or, slt
 - Control transfer
 - beq, j



Building Blocks




- Memory
 - Instruction memory
 - Data memory
 - Register (\$0 ~ \$31) memory
- Sign extender
- Shifter (fixed shift amount)
- ALU (as described in CH3)







Memory

- Read-only memory (ROM) 用於Instruction Memory(事先燒死在記憶體內)
- Random access memory (RAM) 用於Data Memory(允許做資料搬運)
- Multi-port RAM






ROM Example




Read輸入為1時，NMOS會導通，故該點電壓會被拉到Ground=0



bit that stores '0'

Read輸入為1時，無法導通電流，使得輸出維持高電位





bit that stores '1'

生產晶片時先把它燒斷掉

SA: sense amplifier



Multi (Dual) -Port RAM Example




SA: sense amplifier




Sign Extender and Shifter

4-bit signed integer



8-bit signed integer


8-bit unsigned integer




8-bit unsigned integer
(fixed shift amount)




Rough Processor Design







Rough Processor Design (Cont'd)




Multiplexers are used but not shown

Instruction Fetching Hardware




N can be up to 32




Instruction Fetching Hardware


	31:26	25:21	20:16	15:11	10:6	5:0
R-type	0	rs	rt	rd	shamt	funct
Load/Store	35 or 43	rs	rt	address		
Branch	4	rs	rt	address		
Jump	2	address_2				




- All these fields are generated regardless of instruction types
- Depending on the op field, some fields turn out to be meaningless and are not actually used





Branch Related Hardware






R-Type and Load/Store Related Hardware






Datapath with Control (Except for Jump)




Control

- PCSrc
 - 1: if (op==beq) && (zero==1)
 - 0: otherwise
- RegDst
 - 0: if (op==sw) // rt is the write destination
 - 1: otherwise
- RegWrite
 - 1: if (op==sw) || (op==R-type)
 - 0: otherwise



Control (Cont'd)


- ALUSrc
 - 1: if (op==lw || op==sw)
 - 0: otherwise
- ALU operation



op	funct	Operation	ALU function
lw	--	load word	add
sw	--	store word	add
beq	--	branch equal	subtract
R-type	100000	add	add
	100010	subtract	subtract
	100100	AND	AND
	100101	OR	OR
	101010	set-on-less-than	set-on-less-than


Control (Cont'd)

- MemtoReg
 - 1: if (op==lw)
 - 0: otherwise
- MemWrite
 - 1: if (op==sw)
 - 0: otherwise
- MemRead
 - 1: if (op==lw)
 - 0: otherwise






Recap






Executing R-Type Instructions






Executing a Load Instruction








Executing the BEQ Instruction




Full Datapath with Jump Added






Correctness Concern

- add \$1, \$1, \$2 # \$1 = \$1 + \$2
 - Suppose \$1 = 5 and \$2 = 9
- Is this situation a concern?





Performance Concerns

花費時間最長的Path

- **Critical path** determines clock period
 - Load instruction corresponds to the critical path
 - Instruction memory → register file → ALU → data memory → register file
 - Setting different clock periods for different instructions is not a feasible solution
 - Violates the "**making the common case fast**" principle
- We will improve performance by pipelining



Outline

- Background
- Single-cycle design
- Pipelined design