

Computer Architecture

CH3 Computer Arithmetic (II) Integer Multiplication and Division


Prof. Ren-Shuo Liu
NTHU EE
Fall 2017





Outline

- Multiplication
 - Shift-add multiplier
- Division
 - Shift-subtract divider




RISC-V Instructions

- Multiplication 共64bits, 可選擇乘上面32bits或下面32bits
 - mulh \$d, \$s1, \$s2 # \$d=\$s1*\$s2 (high 32-bit)
 - mul \$d, \$s1, \$s2 # \$d=\$s1*\$s2 (low 32-bit)
- Division
 - div \$d, \$s1, \$s2 # \$d = \$s1 / \$s2
 - rem \$d, \$s1, \$s2 # \$d = \$s1 % \$s2



Multiply Unit, Divide Unit, and Register Files





Basic N-Bit Multiplication

$$1110 \times 0110$$

$$\begin{array}{r} 1110 \text{ (14)} \\ \times 0110 \text{ (6)} \\ \hline 0000 \\ 1110 \\ 1110 \\ 0000 \\ \hline 01010100 \text{ (84)} \end{array}$$

2N bits

Multiplicand (被乘數)



Multiplier (乘數)


N iterations; each iteration processes one bit of the multiplier

Product (乘積)





Single-Step Multiply






Single-Step Multiply (Table-Based)





把所有可能結果先算好並存起來供之後查找，雖然可以短時間內得到答案 (1 cycle)，但並不實際，table大小太大。

- Theoretically doable
- Reasonable for small N (e.g., 4)
- **Impractical** for large N (e.g., 32)



Single-Step Multiply (Adder-Based)





把A和B的輸入做AND傳入加法器逐層運算，可以做到1 cycle，但是加法器使用太多。


- Total $(16+8+4+2+1)=31$ adders

若要求在2cycle內做8bit相乘運算：則需要4個Adders，拆成一半去做





N-Step Multiply








N-Step Multiply






N-Step Multiply






Basic Multiply Unit




記錄State(目前運算狀態)





$t = 0.99$








t = 1.2



該訊號去Trigger運算，讀取值及Reset





$t = 1.99$






t = 2.2


- Received A & B. Reset Hi & Lo.
- Start preparing next {Hi, Lo} based on B[0]=0.





$t = 2.99$


- Prepared next {Hi, Lo} based on $B[0]=0$.
- Start transitioning to the next {Hi, Lo}






t = 3.2


- Hi & Lo changed.
- Start preparing next {Hi, Lo} based on B[1]=1.






$t = 3.99$


- Prepared next {Hi, Lo} based on $B[1]=1$.
- Start transitioning to the next {Hi, Lo}






$t = 4.2$


- Hi & Lo changed.
- Start preparing next {Hi, Lo} based on $B[2]=1$.






$t = 4.99$


- Prepared next $\{Hi, Lo\}$ based on $B[2]=1$.
- Start transitioning to the next $\{Hi, Lo\}$







$t = 5.2$


- Hi & Lo changed.
- Start preparing next {Hi, Lo} based on $B[3]=0$.



t = 5.99


- Prepared next {Hi, Lo} based on B[3]=0.
- Start transitioning to the next {Hi, Lo}







t = 6.2

- Hi & Lo changed.
- Start preparing next {Hi, Lo} based on B[4]=0.



$t = 33.99$


- Prepared next {Hi, Lo} based on $B[31]=0$.
- Start transitioning to the next {Hi, Lo}







$t = 34.2$

- Hi & Lo are done.
- Raise the Ready signal.




Registers with Reset and Write







Shift Registers




Registers with Write and Left Shift






The Control Unit



The Control Unit






The Control Unit

```
rst0 = L;  
rst1 = L;  
w0 = ( n < 33 );  
w1 = L;  
w2 = ( b && ( n < 32 ) );  
sh = ( n < 32 );  
Ready = ( n == 32 );
```

做Bit 0時Counter為0
做Bit 31時Counter為31


至多Shift 31次



Improved Multiply Unit (V1)


- We can use shift registers here to replace the 32-to-1 multiplexer

Multiplexer 讓我們可以挑選任一 bit，而乘法不需要這種功能，只要能照順序 Shift 就好。






Improved Multiply Unit (V1)





Improved Multiply Unit (V2)


每次只會加32 bits的內容



- 64-bit adder is wasteful
 - Each iteration only touches the 32-bit Hi register
- Solution
 - Right shifting {Hi, Lo} instead of left shifting the multiplicand





Improved Multiply Unit (V2)



Improved Multiply Unit (V3)


- Lo is not in use in the beginning



→ sharing registers between multiplicand and Lo



Improved Multiply Unit (V3)






Improved Multiply Unit (V3)

- $A = 1110 = 14_{\text{ten}}$, $B = 0110 = 6_{\text{ten}}$


	Hi	Lo (B)	Lo[0]	Next Action Decided by Control
0	0000	0110	0	Right shift {Hi, Lo}
1	0000	0011	1	$Hi_D = (Hi_Q + A)$; Right shift {Hi, Lo}
2	0111	0001	1	$Hi_D = (Hi_Q + A)$; Right shift {Hi, Lo}
3	1010	1000	0	Right shift {Hi, Lo}
4	0101	0100		

決定下一個State的狀態為何(交錯)
 看似兩步, 其實在電路設計上是一步做完
 為0時不加直接Shift


$\{Hi, Lo\} = 0101_0100 = 84_{\text{ten}}$



Simultaneous Add and Right Shift



Improved Multiply Unit (V3)





Signed Multiplication

$$1110 \times 0110 = -((-1110) \times 0110) = -(0010 \times 0110)$$

轉成2's complement做運算

$$\begin{array}{r} 0010 \quad (2) \\ \times 0110 \quad (6) \\ \hline 0000 \\ 0010 \\ 0010 \\ 0000 \\ \hline 0001100 \quad (12) \end{array}$$

Signed multiplication can be done by using the unsigned procedure

↓ Negate


先用絕對值(正數)運算完
後再冠負號

$$1110100 \quad (-12)$$



MIPS Division Instructions

- DIV \$d, \$s, \$t
- REM \$d, \$s, \$t



Division

9

Divisor (除數)

8

0 0 0 0 1 0 0 0

0 0 0 0 1 0 0 1

Quotient (商)

Dividend (被除數)

0 1 0 0 1 0 1 0

74

- 0 0 0 0 1 0 0 0

- 0 0 0 0 1 0 0 0

- 0 0 0 0 1 0 0 0

- 0 0 0 0 1 0 0 0

- 0 0 0 0 1 0 0 0

0 0 0 0 1 0 1 0

- 0 0 0 0 1 0 0 0

- 0 0 0 0 1 0 0 0

- 0 0 0 0 1 0 0 0

1 0

Remainder (餘數)



These are trial subtractions, which result in negative dividend.

若減出來是負的，就不做減法



N subtractions

8bit除法，故要做8個cycles

Basic Division Unit




Improved Division Unit (V1)





Improved Division Unit (V2)





Improved Division Unit (V2)

- $A = 01001010 = 74_{\text{ten}}$, $B = 00001000 = 8_{\text{ten}}$

	Hi (R)	Lo (A, Q)	Hi < B?	Todo
0	00000000	01001010	1	Shift 0 into {Hi, Lo}
1	00000000	10010100	1	Shift 0 into {Hi, Lo}
2	00000001	00101000	1	Shift 0 into {Hi, Lo}
3	00000010	01010000	1	Shift 0 into {Hi, Lo}
4	00000100	10100000	1	Shift 0 into {Hi, Lo}
5	00001001	01000000	0	Hi = (Hi-B); Shift 1 into {Hi, Lo}
6	00000010	10000001	1	Shift 0 into {Hi, Lo}
7	00000101	00000010	1	Shift 0 into {Hi, Lo}
8	00001010	00000100	0	Hi = (Hi-B); Shift 1 into {Lo}
9	00000010	00001001		

⏟
⏟
 Remainder (2) Quotient (9)

最後只改Lo的部分



Signed Division

- Rule
 - The remainder (餘數) should have the same signs as that of dividend (被除數)
 - $A \div B$
 - $|Q| = |A| / |B|$; $\text{sign}(Q) = \text{sign}(A) \text{ XOR } \text{sign}(B)$
 - $|R| = |A| \% |B|$; $\text{sign}(R) = \text{sign}(A)$
- Examples
 - $7 \div 2 = 3 \dots 1$
 - $(-7) \div 2 = (-3) \dots (-1)$
 - $7 \div (-2) = (-3) \dots 1$
 - $(-7) \div (-2) = 3 \dots (-1)$



Summary

- Bit-wise logical
 - ✓ and, andi
 - ✓ or, ori
 - ✓ xor, xori
 - ✓ nor
- Arithmetic
 - ✓ add, addu, addi, addiu
 - ✓ sub, subu
 - ✓ mulh, mul
 - ✓ div, rem
- Comparisons
 - ✓ slt, slti, sltu, sltiu



Note

- My slides present slightly different from the textbook
 - Textbook plots the flow charts of performing multiplication and division
 - My slides emphasize logic circuits
 - In the textbook, the dividend is subtracted by the divisor before the subtraction result is checked
 - In my slides, the subtraction result is checked before the result is written into the dividend register
- Please also read the textbook, too



Outline

- Overview
- Integer operations
 - Bit-wise logical operations
 - Additions, subtractions
 - Comparisons
 - Multiplications
 - Divisions
- Floating point operations
 - Additions, subtractions
 - Multiplications