داج، داما، EE3230 Lecture 2: CMOS Processing Technology

Ping-Hsuan Hsieh (謝秉璇)

Delta Building R908 EXT 42590 phsieh@ee.nthu.edu.tw

Outline

- CMOS Technology
- Layout Design Rules
- CMOS Process Enhancements
- Manufacturing Issues


CMOS Technologies

- n-well process: p-substrate
- p-well process: n-substrate
- Twin-well process
 - Optimized for each transistor type
- Triple-well process (deep n-well)
 - Good isolation between analog and digital blocks
- BiCMOS process (SiGe)
- Silicon-on-insulator (SOI) process


Process Steps

- Wafer formation
- <u>Photolithography</u>
- Well and channel formation
- Isolation
- Gate oxide
- Gate & source/drain formation
- Contacts and metalization
- Passivation


Schematic and Layout of CMOS Inverter




Cross Section of CMOS Inverter



Photomasks of n-well CMOS Inverter



n-well CMOS Process (I)



n-well CMOS Process (II)

<mark>(e) (mask #4)</mark> *n*+ diffusion

Arsenic implant


SiO₂

p Substrate

Photoresist


n Well






(g) (mask #6) Contact holes


(h) (mask #7) Metalization



Cross-Sectional Diagram of MOSFET




Photolithography



- Greek: Photo(light)+lithos(stone)+graph(picture)
 - Carving pictures into stone using light
- Resolution enhancement techniques
 - Optimal proximity correction (OPC): local pre-distortion, phase shift masks (PSM): light diffraction, off-axis illumination: (OAI), contrast enhancement of repetitive pattern

Well and Channel Formation




- Vary portions of donor (n) and acceptor (p)
 - Epitaxy: single-crystal film growth
 - Deposition: chemical vapor deposition + drive-in
 - Implantation: ion implantation + diffusion + annealing 防布词司 (standard well and source/drain definition)

process vanidation

Silicon Dioxide (SiO₂)


- Wet oxidation
 - Oxidizing atmosphere contains water vapor temp: 900~1000°C, quick for thick field oxide
- Dry oxidation
 - Oxidizing atmosphere is pure oxygen temp: ~1200°C, highly controlled thin gate oxide
- Atomic layer deposition
 - Thin chemical layer deposition for various requirement (SiO₂, metal, dielectric)

Isolation: LOCOS field oxide



- Local Oxidation of Silicon (LOCOS)
 - Low density, high electrical field: bird's beak shape

Isolation: STI




(c) Fill Trench with Dielectric


(d) CMP for Planarization

- Shallow Trench Isolation (STI)
 - High density and better isolation, need chemical mechanical polishing (CMP to planarize the structure


Gate Oxide

- Shorter gate length
 → thinner gate oxide
- Effective Oxide Thickness (EOT)
 - Decrease EOT using stack gate structure with <u>high-k dielectric</u>
 @ form Fot 10~15 Å
- Dual gate oxide for core and I/O





Gate & Source/Drain Formation



- <u>Self-aligned</u> poly-silicon (poly) gate
- Lightly doped drain (LDD) structure

LDD & Salicide

• LDD


- short-mannel effect
- Reduce electrical field of drain junction and <u>hot-electron damage</u>
- High sheet resistance
- Salicide: self-aligned silicide


lightly-doped drain

 Refractory metal to reduce interconnection resistance of gate, source/drain


chemical mechanical planonization

- CMP
 - Structure planarization for further stack process






Contacts and Metalization



- Contact
 - Poly-to-metal diffusion-to-metal
- VIA
 - Metal-to-metal
- CMP
 - Structure planarization for further stacking processes



Outline


- CMOS Technology
- Layout Design Rules DRC mes
- CMOS Process Enhancements
- Manufacturing Issues

Layout Design Rules (I)


- Design rule: geometric constraint and tolerance for high probability of correct fabrication
 - Feature size, separations, and overlaps
- Well rule: isolation
- Transistor rule: channel quality
 - Poly, active region, n+/p+ implant
- Contact rule: single size for precise process control
- Metal and VIA rule: productivity and conductivity
 - Top metal with wider size, space and VIA rules

Layout Design Rules (II)

N-well process transistors



Layout Design Rules (III)




Layout Design Rules (IV)

Table 3.3	Micron de	Micron design rules for 90nm process		
Layer	Rule	Description	90 nm rule (μm)	
Well	1.1	Width	0.75	
	1.2	Spacing to well at different potential	1.5	
	1.3	Spacing to well at same potential	1.0	
Active (diffusion)	2.1	Width	0.15	
	2.2	Spacing to active	0.20	
	2.3	Source/drain surround by well	0.25	
	2.4	Substrate/well contact surround by well	0.25	
	2.5	Spacing to active of opposite type	0.30	
Poly	3.1	Width	0.09	
	3.2	Spacing to poly over field oxide	0.15	
	3.2a	Spacing to poly over active	0.15	
	3.3	Gate extension beyond active	0.15	
	3.4	Active extension beyond poly	0.15	
	3.5	Spacing of poly to active	0.10	
Select	4.1	Spacing from substrate/well contact to gate	0.25	
	4.2	Overlap of active	0.20	
	4.3	Overlap of substrate/well contact	0.10	
	4.4	Spacing to select	0.30	
Contact (to poly or active)	5.1, 6.1	Width (exact)	0.12	
	5.2b, 6.2b	Overlap by poly or active	0.01	
	5.3, 6.3	Spacing to contact	0.15	
	5.4	Spacing to gate	0.10	


Design Rule Check (DRC) (I)

- To tolerate non-ideal effects and to guarantee successful device fabrication
- Ex: n-well and active region mask alignment error




Design Rule Check (DRC) (II)

- Exposure and etching variation
- **Ex:** different contact windows
 - \rightarrow different contact resistance




P substrate




Layout vs. Schematic (LVS)

- To esure layout is the same as *simulated* netlist
 - Check device parameters, interconnects, and I/O ports



Parasitic Extraction (PEX)


• Evaluate *RC* effects of interconnect (wires)




Gate Layout


- Layout can be very time-consuming
 - Design gates to fit together nicely
 - Build a library of standard cells
- Standard cell design methodology
 - VDD and GND should abut (standard height)
 - Adjacent gates should satisfy design rules
 - NMOS at bottom and PMOS at top
 - All gates include well and substrate contacts

Example: Inverter











Example: NAND3

- Horizontal n-diffusion and p-diffusion stripes
- Vertical polysilicon gates
- M1 VDD rail at top
- M1 GND rail at bottom
- 32 λ by 40 λ




Stick Diagrams

- Help to plan layout quickly
 - Need not scale
 - Draw with color pencils or easy-to-erase markers




Simplified <u>λ-Based Design Rules</u>




Layour dominated by ming Tracks

- Space required by wires
 - 4 λ for width and 4 λ for spacing = <u>8- λ pitch</u>
- Transistors also consume one wiring track




Well Spacing

- Wells must surround transistors by 6 λ
 - Imply 12 λ between opposite transistor flavors
 - Leave room for one wire track




Area Estimation

- Estimate area by counting wire tracks
 - Multiply by 8 to express in $\boldsymbol{\lambda}$




Example: O3AI (I) 3 Mput Lor ANDA

Sketch a stick diagram for O3AI and estimate area



Example: O3AI (II)


• Sketch a stick diagram for O3AI and estimate area $-Y = \overline{(A + B + C) \cdot D}$



Example: O3AI (III)

• Sketch a stick diagram for O3AI and estimate area

 $-Y = \overline{(A+B+C) \cdot D}$




Outline

- CMOS Technology
- Layout Design Rules
- CMOS Process Enhancements
- Manufacturing Issues


CMOS Process Enhancements

- Multiple threshold voltage and oxide thickness.
 - Low core voltage for low power
 - High I/O voltage for interface compatibility Vo Transistors
- Silicon on Insulator: higher speed
- High-*k* gate dielectric: thinner EOT
- Higher mobility: SiGe BJT, strained silicon
- Low-leakage transistor: finFET, gate-all-around (GAA)
- Plastic transistor: flexible electronic paper
- High-voltage transistor: LCD driver, power electronics
- Copper interconnect: high conductivity
- Low-*k* dielectric: low wire capacitance

Silicon on Insulator (SOI)




High-k and Higher Mobility



Modern CMOS scaling is as much about material and structure innovation as dimensional scaling


Mark Bohr, "The new ear of scaling in an SoC world," plenary session, ISSCC 2009

FinFET and GAA Structure



Mark Bohr, "The new era of scaling in an SoC world," plenary session, ISSCC 2009

Intel Technology Trend



Plastic Transistor

• Electronic paper

Source	Drain
Gate	
Substrate (glass/plastic)	




Semiconductor (Pentacene)
Gold Terminals

Insulator (Polymer Si/Nx)

Copper Interconnect

- Copper atoms diffuse into the silicon and dielectric, destroying transistors
 - Barrier layers are necessary
- The required process to etch copper wires is tricky
- Copper oxide forms readily and interferes with good contacts
- Care has to be taken not to introduce copper into the environment as pollutant

Copper Damascene Process




- Pros high conductivity
 Cons complex process


C.R.L

MIM Capacitor


Fringe Capacitor



Resistor and Inductor




Memory Category




Non-Volatile Memory (NVM)


- Mask-programmed ROM (read-only memory)
 - Not programmable after manufacture
- One-time programmable (OTP) memory
 - Fuse structured programming flow
- EPROM: electrically programmable ROM
 - Electrical programming, UV erase
- EEPROM: electrically erasable PROM
 - Electrical programmable & erase, byte-level programming
- Flash
 - Block-level programming, faster and cheaper than EEPROM



Flash Memory



BJT in CMOS Process




Cross-Section

Representative Layout

Used in <u>bandgap voltage reference</u>

Carbon Nanotube (CNT) Transistor

- Better electrical performance than Si but complex process
- Smaller channel length
- Higher speed
- Lower power




Outline

- CMOS Technology
- Layout Design Rules
- CMOS Process Enhancements
- Manufacturing Issues


Antenna Rules

 Maximum area of metal connected to gates without discharging element



Density Rules 30% - 90%

- CMP and uniform etching process requirement
 - Planarization



Model-Based Metal Fill

• Solution: pattern fill (by CAD) from metal

ref: https://www.eetimes.com/document.asp?doc_id=1276065