Index of /archive/積體電路設計導論/108謝秉璇/HW/HW1/

../
1_logic gate.jpg                                   21-Mar-2026 11:04     37K
1a_CMOS.png                                        21-Mar-2026 11:04     91K
1a_layout.jpg                                      21-Mar-2026 11:04     17K
1b_CMOS.png                                        21-Mar-2026 11:04    100K
1b_layout.jpg                                      21-Mar-2026 11:04     17K
1c_CMOS.png                                        21-Mar-2026 11:04    128K
1c_CMOS_2.jpg                                      21-Mar-2026 11:04     69K
1c_layout.jpg                                      21-Mar-2026 11:04     90K
1c_layout_2.jpg                                    21-Mar-2026 11:04     38K
2018Fall_EE3230_HW1.pdf                            21-Mar-2026 11:04    132K
2_steps of an inverter.jpg                         21-Mar-2026 11:04     87K
HW1_105060012.pdf                                  21-Mar-2026 11:04    928K
VLSI_HW1.docx                                      21-Mar-2026 11:04      2M
hw1_3a.sp                                          21-Mar-2026 11:04     265
hw1_4.sp                                           21-Mar-2026 11:04     440
hw1_refsol.pdf                                     21-Mar-2026 11:04      2M