

# Hspice Tutorial

*2010/10/21*

**Advisor : Jin-Fu Li**

**Teaching Assistant : Che-Wei Chou**

**Advanced Reliable Systems (ARES) Laboratory**

**Department of Electrical Engineering**


**National Central University**

**Jhongli, Taiwan**

# Contents

- **Introduction**
- Simulation Input and Controls
- Waveform Instructions
- Simulation Output

# Introduction(1/2)




# Introduction(2/2)

## □ SPICE :

Simulation Program with Integrated Circuit Emphasis

- Hspice 是一個電路模擬軟體，用來模擬所設計電路的行為及功能特性。
- Hspice 係以電晶體、二極體、電阻及電容等各種元件模型為基礎，透過數值方法來計算電路各節點的電壓、電流變化。
- 對於非線性的電路系統，Hspice 是在計算近似解，所得結果的正確性和元件模型、演算法則有密切關係。
- Hspice 主要提供穩態、暫態及小信號頻率響應模擬，使用者需依所設計的電路種類自行規劃分析的指令及相關的輸入。

# Basic Flow for SPICE



# Contents

- Introduction
- **Simulation Input and Controls**
- Waveform Instructions
- Simulation Output

# Instance and Element Names

	C	Capacitor
	I	Current
	L	Inductor
★	M	MOSFET
	R	Resistor
	V	Voltage Source
	X	Subcircuit Call

# Unit and Scale Factor

## □ Units:

**R** Ohm (e.g. R1 node1 node2 1K)

**L** Henry (e.g. L1 node1 node2 1n)

**C** Farad (e.g. C1 node1 node2 1p)

## □ Scale Factors:

**F** 1e-15

**T** 1e12

**P** 1e-12

**K** 1e3

**N** 1e-9

**Meg** 1e6

**U** 1e-6

**G** 1e9

**M** 1e-3

**DB**  $20\log_{10}$

### Examples:

1pF

1nH

10Meg Hz


vdb(v3)



# Instance and Element Descriptions

Mname D G S B N/PMOS W=?u L=?u


Mp out in vdd vdd pch W=3u L=1u



R1 A B 1K



C1 out gnd 1p



# Subcircuit

**.SUBCKT** <Subname> <node1> <node2>.....

次電路區塊描述

**.ENDS** <Subname>

```
.subckt inv out in Wn=0.22u Wp=0.22u Lmin=0.18u  
mp0 out in vdd vdd pch w=Wp l=Lmin  
mn0 out in vss vss nch w=Wn l=Lmin  
.ends inv
```


如果要在SPICE檔案中呼叫次電路時，格式如下：

**Xname** <node1> <node2>..... <Subname>


```
xinv dout0 d0 inv Wn=0.22u Wp=0.22u Lmin=0.18u
```

# Example


```
***** inv *****  
.global vdd vss  
.subckt inv in out  
MM0 out in vdd vdd pch w=3u l=350n  
MM1 out in vss vss nch w=1u l=350n  
.ENDS  
x1 in net1 inv  
x2 net1 out inv
```



```
x1 in 1 inv  
x2 1 out inv
```



```
x1 in 0 inv  
x2 0 out inv
```



# Input Control Statement

## □ GLOBAL

- ALL nodes are assumed to be local
- Node names can across all subcircuits by **.GLOBAL**

```
.GLOBAL VDD VSS
```

# Netlist Structure


Title	→	<pre>.Title inv .GLOBAL gnd! + vdd!</pre>
Model	→	<pre>.protect .lib 'C:\VLSI\mm0355v.l' TT .unprotect</pre>
Controls	→	<pre>.op .options post .tran 0.05n 25n .temp 25</pre>
Sources	→	<pre>v1 vdd! 0 3.3v v2 gnd! 0 0v v3 Vin 0 pulse( 0v 3.3v 0.1n 0.1n 0.1n 0.5n 1.2n)</pre>
Components	→	<pre>MM1 Vout Vin vdd! vdd! Pch W=3u L=350.00n MM0 Vout Vin gnd! gnd! Nch W=1u L=350.00n</pre>
END file	→	<pre>.end</pre>

# Example

```
*****inverter*****
.GLOBAL gnd!
+ vdd!
.protect
.lib 'e:\temp\mm0355v.l' TT
.unprotect
.op
.options post
.tran 0.05n 25n
.temp 25
v1 vdd! 0 3.3v
v2 gnd! 0 0v
v3 Vin 0 pulse( 0v 3.3v 0.1n 0.1n 0.1n 0.5n 1.2n)
MM1 Vout Vin vdd! vdd! Pch W=3u L=350.00n
MM0 Vout Vin gnd! gnd! Nch W=1u L=350.00n
.end
```

第一行是註解，  
模擬時會忽略

製程資料，需指定好路徑  
TT為模擬環境



一定要有.end才會進行模擬

# Control Statements

<b>.AC</b>	電路之交流分析(頻率響應)
<b>.DC</b>	電路之直流分析
<b>.OP</b>	靜態點分析
<b>.NOISE</b>	雜訊分析
★ <b>.TRAN</b>	暫態分析
<b>.SUBCKT</b>	定義次電路
<b>.ENDS</b>	次電路之結束
<b>.OPTIONS</b>	可設定參數及其他功能
<b>.PRINT</b>	指定輸出的內容
<b>.PLOT</b>	圖形式輸出
<b>.TEMP</b>	指定模擬環境的溫度
<b>.END</b>	檔案結束

# Contents

- Introduction
- Simulation Input and Controls
- **Waveform Instructions**
- Simulation Output




# Transient Sources

- ★ Pulse (**PULSE** Function)
- ★ Sinusoidal (**SIN** Function)
- Exponential (**EXP** Function)
- ★ Piecewise Linear (**PWL** Function)
- Single-Frequency FM (**SFFM** Function)
- Single-Frequency AM (**AM** Function)

# PULSE

- **PULSE** (Periodic Waveform)  
*PULSE ( V1 V2 td tr tf pw per )*




# PWL

□ PWL (Piece Wise Linear Waveform)

*PWL ( t1 V1 t2 V2 t3 V3 ... R )*

*PWL (1n 0v 2n 0v 3n 3.3v 8n 3.3v 9n 0v R 0)*




# SIN

## □ SIN (Sinusoidal Waveform)

*SIN ( Voffset Vacmag < Freq Tdelay Dfactor > )*

*Vin 3 0 SIN ( 0V 1V 100Meg 2ns 5e7 )*




# Contents

- Introduction
- Simulation Input and Controls
- Waveform Instructions
- **Simulation Output**

# Timing Measurement

```
.meas tran Tr trig v(out) val="3.3*0.1" rise=2 targ v(out) val="3.3*0.9" rise=2
```



# Example

SP檔

```
inv - 記事本
檔案(E) 編輯(E) 格式(O) 檢視(V) 說明(H)
***** inv *****
.global vdd vss
.subckt inv in out
MM0 out in vdd vdd pch w=3u l=350n
MM1 out in vss vss nch w=1u l=350n
.ENDS
.protect
.lib 'mm0355v.1' TT
.unprotect
vdd vdd 0 3.3
vss vss 0 0
vin in 0 pulse(0 3.3 0n .1n .1n 4.9n 10n)
x1 in out inv
.op
.options post
.tran 0.1n 50n
.meas tran Tr trig v(out) val="3.3*0.1" rise=2
+ targ v(out) val="3.3*0.9" rise=2
.end
```

mt0檔

```
inv - 記事本
檔案(E) 編輯(E) 格式(O) 檢視(V) 說明(H)
$DATA1 SOURCE='HSPICE' VERSION='X-2005.09'
.TITLE '***** inv *****'
tr          temper      alter#
6.738e-11   25.0000     1.0000
```

Simulate

Tr=6.738e-11 s

# Power


- Command :
- `.meas tran pwr avg power`
  - 在暫態分析中，量測整個電路的平均功率消耗
  - 結果顯示在\*.mt0檔



# Contents


- Introduction
- Simulation Input and Controls
- Waveform Instructions
- Simulation Output
- **Appendix**

# Example



```
inv.sp (~/.sp_file) - VIM
Window Edit Options Help
***** inv *****
.global vdd vss
.subckt inv in out
MM0 out in vdd vdd pch w=3u l=350n
MM1 out in vss vss nch w=1u l=350n
.ENDS
.protect
.lib '/usr2/grad95/spyong/sp_file/mm0355v.1' TT
.unprotect
vdd vdd 0 3.3
vss vss 0 0
vin in 0 pulse(0 3.3 0n .1n .1n 4.9n 10n)
x1 in out inv
.op
.options post
.tran 0.1n 50n
.meas tran Tr trig v(out) val="3.3*0.1" rise=2
+ targ v(out) val="3.3*0.9" rise=2
.meas tran T trig v(out) val="3.3*0.5" fall=1
+ targ v(out) val="3.3*0.5" rise=1
.end
~
~
"inv.sp" 21 lines, 479 characters
```


# Compile



A terminal window titled "Terminal" with a menu bar containing "Window", "Edit", "Options", and "Help". The terminal output shows a list of users on the server, followed by system load averages and a series of HSPICE commands. The final command, "hspice inv.sp", is circled in red.

```
#####User in this server#####
gundams pts/3 Sep 20 21:36 (nine.ee.ncu.edu.tw:2.0)
gundams pts/4 Sep 20 21:36 (nine.ee.ncu.edu.tw:2.0)
spyong pts/6 Oct 3 14:36 (24-220.dorm.ncu.edu.tw:1.0)
peikai dtremote Oct 3 13:46 (fuzzy1.ee.ncu.edu.tw:1)
spyong dtremote Oct 3 14:36 (24-220.dorm.ncu.edu.tw:1)
hsinhao pts/7 Oct 2 18:16 (140.115.71.46:0.0)
gundams dtremote Sep 20 21:35 (nine.ee.ncu.edu.tw:2)
hsinhao pts/10 Oct 2 18:21 (140.115.71.46:0.0)
peikai pts/13 Oct 3 13:46 (fuzzy1.ee.ncu.edu.tw:1.0)
peikai pts/14 Oct 3 13:46 (fuzzy1.ee.ncu.edu.tw:1.0)
hsinhao dtremote Oct 2 18:16 (140.115.71.46:0)
#####Loading in this server#####
load averages: 0.27, 0.18, 0.12 14:36:39
[cae01]/usr2/grad95/spyong <spyong> cd sp_file/
cae01% /usr2/grad95/spyong/sp_file ( 42 )> hsp
hspice hspiceArtRem hspicegui hspicerf64 hsprun.vr
hspice64 hspice_mt hspicerf hspplot
cae01% /usr2/grad95/spyong/sp_file ( 42 )> hspi
hspice hspiceArtRem hspicegui hspicerf64
hspice64 hspice_mt hspicerf
cae01% /usr2/grad95/spyong/sp_file ( 42 )> hspice in
inv.ic0 inv.mt0 inv.pa0 inv.sp inv.st0 inv.tr0
cae01% /usr2/grad95/spyong/sp_file ( 42 )> hspice inv.sp
```

# Job Aborted



The image shows a terminal window titled "Terminal" with a menu bar containing "Window", "Edit", "Options", and "Help". The terminal output displays the following text:

```
lic: License/Maintenance for hspice will expire on 13-jun-2008/2007.03
lic: 12(in_use)/30 FLOATING license(s) on SERVER lsncu3
lic:
Init: read install configuration file: /usr/cad/synopsys/hspice/cur/meta.cfg
Init: hspice initialization file: /usr/cad/synopsys/hspice/cur/hspice.ini
.lib 'mm0355v.1' TT


**error** could not find library file named
mm0355v.1

**** job aborted
lic: Release hspice token(s)
>info: **** hspice job aborted

real      10.4
user       0.0
sys        0.0
HSPICE job inv.sp completed.
Wed Oct  3 13:43:58 CST 2007
cae01% /usr2/grad95/spyong/sp_file ( 27 )>
```

The message "\*\*\*\* job aborted" is circled in red in the original image.

# Job Concluded




A terminal window titled "Terminal" with a menu bar containing "Window", "Edit", "Options", and "Help". The terminal output shows the results of an HSPICE simulation. The first line indicates the number of components: "# diodes= 0 # bjts = 0 # jfets = 0 # mosfets = 2". A table follows, listing analysis types and their corresponding times, points, iterations, and conversion iterations. The total CPU time is 0.22 seconds. The job started at 13:53:54 on 10/03/2007 and ended at 13:54:05 on 10/03/2007. A red oval highlights the message "\*\*\*\* hspice job concluded". The terminal also shows system statistics (real, user, sys time) and the completion of the HSPICE job for "inv.sp". The prompt "cae01% /usr2/grad95/spyong/sp\_file ( 35 )>" is visible at the bottom.

```
# diodes= 0 # bjts = 0 # jfets = 0 # mosfets = 2
analysis      time      # points tot. iter conv.iter
op point      0.01         1         7
transient     0.04        501        651    262 rev= 34
readin        0.15
errchk        0.02
setup         0.00
output        0.00
total cpu time      0.22 seconds
job started at 13:53:54 10/03/2007
job ended  at 13:54:05 10/03/2007

lic: Release hspice token(s)
>info: **** hspice job concluded

real      10.7
user       0.1
sys        0.0
HSPICE job inv.sp completed.
Wed Oct  3 13:54:05 CST 2007
cae01% /usr2/grad95/spyong/sp_file ( 35 )>
```


# verdi




```
Terminal
Window Edit Options Help
License of Synopsys physical tools is already set!
Platform = SOL2
#####
#      32BIT is the default mode      #
#  If you want to run 64BIT mode,     #
#  please set the LD_LIBRARY_PATH and #
#  to path of 64BIT by yourself.     #
#####
MENTOR license is already set.
/usr/laker/CIC/laker.csh: No such file or directory.
[cae10]/usr2/grad95/spyong <spyong> cd sp_file/
cae10:spyong/sp_file>ls
debussyLog      inv.mt0      inv.st0      mm0355v.1    verdiLog
full_adder      inv.pa0      inv.tr0      nWaveLog
inv.ic0         inv.sp      libManager.log  priority
cae10:spyong/sp_file>verdi &
[1] 19651
cae10:spyong/sp_file>logDir = /usr2/grad95/spyong/sp_file/verdiLog

Verdi - The Behavior-based Debugging System, Release 2006.04v1 (SOLARIS/64bit) 0
4/17/2006
Copyright (C) 1996 - 2006 by Novas Software, Inc.
rcfile = /usr2/grad95/spyong/novas.rc
█
```


# New Waveform




# Open File











# Waveform File(.tr0)




# Get Signals









# PC\_Hspice 介面




# 建立一個新的sp檔案





# 英文路徑 英文檔名















以後直接複製sp檔，重新命名為想要的檔名，open後即可利用edit NL去更改sp檔內容

# Editing

