


Full-Custom Layout

Professor : J.-F. Li

TA : C.-H. Wu

Environment Setting



**Advanced Reliable
Systems (ARES) Lab.**


Open Tool

```
Terminal
Window Edit Options Help
Mentor license is already set.
[cae11]/usr2/grad93/ste1234 <ste1234>
[cae11]/usr2/grad93/ste1234 <ste1234>
[cae11]/usr2/grad93/ste1234 <ste1234>
[cae11]/usr2/grad93/ste1234 <ste1234> cd cadence/
cae11% /usr2/grad93/ste1234/cadence ( 2 )>
cae11% /usr2/grad93/ste1234/cadence ( 2 )>
cae11% /usr2/grad93/ste1234/cadence ( 2 )> ls
018/          035/          cds.lib          libManager.log
cae11% /usr2/grad93/ste1234/cadence ( 3 )>
cae11% /usr2/grad93/ste1234/cadence ( 3 )>
cae11% /usr2/grad93/ste1234/cadence ( 3 )> cd 035
cae11% /usr2/grad93/ste1234/cadence/035 ( 4 )>
cae11% /usr2/grad93/ste1234/cadence/035 ( 4 )>
cae11% /usr2/grad93/ste1234/cadence/035 ( 4 )> ls
035ms.tf      PLL_top.sp      libManager.log  si.log
AAIC_JOB/     PLL_top.sp.raw  map/            spice/
AIC2_my/      ade_wavescan.log netlist         test.sp
DIC/          cds.lib         raw/            test.sp.raw
MIL.log       display.drf     si.env
PLL_tmp/      ihnl/           si.foregnd.log
cae11% /usr2/grad93/ste1234/cadence/035 ( 5 )>
cae11% /usr2/grad93/ste1234/cadence/035 ( 5 )>
cae11% /usr2/grad93/ste1234/cadence/035 ( 5 )>
cae11% /usr2/grad93/ste1234/cadence/035 ( 5 )>
cae11% /usr2/grad93/ste1234/cadence/035 ( 5 )>
cae11% /usr2/grad93/ste1234/cadence/035 ( 5 )>
cae11% /usr2/grad93/ste1234/cadence/035 ( 5 )> icfb &
[1] 5313
cae11% /usr2/grad93/ste1234/cadence/035 ( 6 )>
```

開啓程式

**Advanced Reliable
Systems (ARES) Lab.**


Create Library



**Advanced Reliable
Systems (ARES) Lab.**


Create Library (cont.)

- After enter the library name



**Advanced Reliable
Systems (ARES) Lab.**


Create Library (cont.)



輸入
technology
file的路徑


**Advanced Reliable
Systems (ARES) Lab.**

Create Cell_View



**Advanced Reliable
Systems (ARES) Lab.**


Create Cell_View (cont.)



**Advanced Reliable
Systems (ARES) Lab.**


Environment

- Introduction of the option environment



**Advanced Reliable
Systems (ARES) Lab.**


Environment (cont.)



**Advanced Reliable
Systems (ARES) Lab.**

Environment (cont.)


- Options->Display



**Advanced Reliable
Systems (ARES) Lab.**


Inverter Layout

- Practice goal:
 - Understand the layout option environment
 - Accomplish a inverter circuit layout
- Content:
 - Virtuoso Layout Editor
 - Inverter Layout implement
 - Calibre
 - DRC
 - LVS



Inverter Layout (cont.)


- 先畫出 PMOS and NMOS



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)


- 將兩個MOS的drain端用metal連接



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)


- 在MOS的source端分別加上vdd和gnd的DIFF層



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)


- 呼叫tech. file內部原有的cell來使用



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)


- 加上PIMP、NIMP和NWELL層



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)


- 在vdd、gnd和輸入輸出點打上label



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)


- 打上label後的結果



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)


- Inverter layout的完成圖



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)


- Calibre DRC驗證(2): CM35P5_4M.23a.2



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)

- Calibre DRC驗證(3)




**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)

- Calibre DRC驗證(4)

當error發生, 點選message可highlight layout之錯誤處

RVE顯示No Errors, 表示
電路完全符合
design rule




**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)

- Calibre LVS (Layout versus schematic) 驗證(1):


cali035pMM5V_2P4M.lvs



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)


- Calibre LVS驗證(2)



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)

- 用於LVS驗證的spice檔 (schematic轉出)



The image shows a screenshot of a text editor window titled "Inverter.sp". The window contains a netlist file with the following content:


```
1 *****
2 * auGdl Netlist:
3 *
4 * Library Name: education
5 * Top Cell Name: Inverter
6 * View Name: schematic
7 * Netlisted on: Jun 26 15:58:33 2004
8 *****
9
10 *. EQUATION
11 *. SCALE METER
12 *. MEGA
13 .PARAM
14
15 .GLOBAL vdd
16 + gnd
17
18 *. PIN vdd
19 + gnd
20
21 *****
22 * Library Name: education
23 * Cell Name: Inverter
24 * View Name: schematic
25 *****
26
27 .SUBCKT Inverter A Y
28 *. PININFO A:I Y:O
29 MM2 Y A gnd gnd N=900 On L=350.00n M=
30 MM0 Y A vdd vd P=2.7u L=350.00n M=
31 .ENDS
32
33
```

Two annotations are present in the image:

- A red circle highlights the line `.GLOBAL vdd` and the line below it `+ gnd`. A red arrow points from a red box containing the text "記得將註解符號(*)去掉" (Remember to remove the comment symbol (*)) to this circle.
- A red circle highlights the line `MM0 Y A vdd vd P=2.7u L=350.00n M=`. A red box contains the text "PM改為P NM改為N" (Change PM to P, NM to N).

Inverter Layout (cont.)


- Calibre LVS驗證(3)



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)


- Calibre LVS驗證(4)



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)

- Calibre LVS驗證(5)



LVS比對
正確後所
產生的正
確訊息

Inverter Layout (cont.)

- Run PEX (1) : 轉出post-simulation的spice檔



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)


- Run PEX (2)



**Advanced Reliable
Systems (ARES) Lab.**

Inverter Layout (cont.)


- Run PEX (3)



**Advanced Reliable
Systems (ARES) Lab.**


Nand2 Layout

- Practice goal:
 - Learn layout technologies
 - Accomplish a nand2 logic circuit layout
- Content:
 - Layout Editor
 - Instance cell
 - Nand2 Layout implement



Nand2 Layout (1/8)

- 先畫出 PMOS and NMOS




**Advanced Reliable
Systems (ARES) Lab.**

Nand2 Layout (2/8)

- 將MOS的gate端相連接


■ 在兩個MOS的gate端相距太遠時，利用metal來做連接可減少寄生的電阻值，避免使用poly做連接!!!



**Advanced Reliable
Systems (ARES) Lab.**

Nand2 Layout (3/8)


- 將並聯的MOS相連接（學習並聯的技巧）



**Advanced Reliable
Systems (ARES) Lab.**

Nand2 Layout (4/8)


- 在MOS的source端分別加上vdd和gnd的DIFF層



**Advanced Reliable
Systems (ARES) Lab.**

Nand2 Layout (5/8)


- 加上PIMP、NIMP層



**Advanced Reliable
Systems (ARES) Lab.**

Nand2 Layout (6/8)


- Instance已畫好的layout使用



**Advanced Reliable
Systems (ARES) Lab.**

Nand2 Layout (7/8)


- 利用Ctrl+f、Shift+f來切換symbol的圖示



按 Shift+f 後，可以看到instance進來的layout；再按一次 Ctrl+f 就可恢復symbol的圖示，如上頁所示


Nand2 Layout (8/8)

- 將個別電路的vdd、gnd相連接




**Advanced Reliable
Systems (ARES) Lab.**

Schematic




**Advanced Reliable
Systems (ARES) Lab.**

Schematic (cont.)




**Advanced Reliable
Systems (ARES) Lab.**

Schematic (cont.)




**Advanced Reliable
Systems (ARES) Lab.**

Schematic (cont.)



**Advanced Reliable
Systems (ARES) Lab.**


Schematic (cont.)



Body

**Advanced Reliable
Systems (ARES) Lab.**


Schematic (cont.)



**Advanced Reliable
Systems (ARES) Lab.**


Schematic (cont.)

- 將已完成的cell存成cell_view, 供日後呼叫




Schematic (cont.)

- 將schematic轉出spice檔



**Advanced Reliable
Systems (ARES) Lab.**

Schematic (cont.)



**Advanced Reliable
Systems (ARES) Lab.**