



CHAPTER 3

MOS Transistor Theory

Outline

3- 2




- 1. Introduction**
2. Ideal I-V Characteristics
3. Nonideal I-V Effects
4. C-V Characteristics
5. DC Transfer Characteristics
6. Switch-level RC Delay Models

Introduction




3- 3

- MOS Transistor symbols

- nMOS symbols




- pMOS symbols



MOS Structure


3- 4

– Accumulation Mode




(a)

– Depletion Mode



(b)

– Inversion Mode




(c)


nMOS Operation Regions

3- 5


- Cutoff
 - $V_{gs} < V_t$: no channel
- Linear
 - $V_{gs} > V_t$, $V_{gd} > V_t$: linear resistor
- Saturation
 - $V_{gs} > V_t$, $V_{gd} < V_t$: channel pinchoff




Cutoff:
No Channel
 $I_{ds} = 0$



Linear:
Channel Formed
 I_{ds} Increases with V_{ds}



Saturation:
Channel Pinched Off
 I_{ds} Independent of V_{ds}





Outline

3- 6

1. Introduction
- 2. Ideal I-V Characteristics**
3. Nonideal I-V Effects
4. C-V Characteristics
5. DC Transfer Characteristics
6. Switch-level RC Delay Models

MOS Channel Charge

3- 7



Average gate to channel potential:

$$V_{gc} = (V_{gs} + V_{gd})/2 = V_{gs} - V_{ds}/2$$

SiO_2 Gate Oxide
(Good insulator, $\epsilon_{ox} = 3.9\epsilon_0$)

$$Q_{channel} = C_g (V_{gc} - V_t) = C_g \left(V_{gs} - \frac{1}{2}V_{ds} - V_t \right)$$

$$C_g = \epsilon_{ox} WL/t_{ox} = C_{ox} WL$$

$$\nu = \mu E, E = V_{ds} / L, I_{ds} = \frac{Q_{channel}}{t_{channel}}, t_{channel} = \frac{L}{\nu}$$

Ideal I-V Equations

3- 8

$$Q_{channel} = C_{ox} WL \left(V_{gs} - \frac{1}{2} V_{ds} - V_t \right)$$

$$v = \mu E, E = V_{ds} / L,$$

$$\frac{L}{v} = \frac{L}{\mu E} = \frac{L^2}{\mu V_{ds}}$$

$$I_{ds} = \frac{Q_{channel}}{t_{channel}}, t_{channel} = \frac{L}{v}$$

- Ideal I-V equation

$$I_{ds} = \frac{Q_{channel}}{t_{channel}} = \frac{Q_{channel}}{L/v}$$


$$= \mu C_{ox} \frac{W}{L} \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds}$$

$$= \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds}$$


$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t \quad \text{cutoff} \\ \beta(V_{gs} - V_t - V_{ds}/2)V_{ds} & V_{ds} < V_{dsat} (= V_{gs} - V_t) \quad \text{linear} \\ \frac{\beta}{2}(V_{gs} - V_t)^2 & V_{ds} > V_{dsat} (= V_{gs} - V_t) \quad \text{saturation} \end{cases}$$

Ideal I-V Characteristics

3- 9



- nMOS I-V



- pMOS I-V

Outline

3- 10

1. Introduction
2. Ideal I-V Characteristics
- 3. Nonideal I-V Effects**
4. C-V Characteristics
5. DC Transfer Characteristics
6. Switch-level RC Delay Models

Nonideal I-V Effects

3- 11

- **Velocity saturation**: at high $V_{ds} \uparrow$, the carrier velocity is not proportional to lateral field. I_{ds} decrease \downarrow .
- **Mobility degradation**: at high $V_{gs} \uparrow$, the carrier scatter more and mobility decrease. I_{ds} decrease \downarrow .
- **Channel length modulation effect**: at high $V_{ds} \uparrow$, depletion of S/D \uparrow , effective L \downarrow . I_{ds} increase \uparrow .
- **Subthreshold conduction**: $V_{gs} < V_t$, I_{ds} is exponentially dropoff instead of abruptly becoming zero.
- **Drain/Source leakage**: reverse diode junction leakage.
- **Non-zero gate current I_g** : carriers tunneling effect.
- **Body effect**: threshold voltage V_t is influence by V_{bs} (body-to-source voltage).

Velocity Saturation

3- 12

- **Carrier velocity** : non-linearly proportional to lateral electrical field before velocity saturation


$$v = \mu E_{lat} / (1 + E_{lat} / E_{sat})$$

v : carrier velocity

μ : mobility

$E_{lat} = V_{ds} / L$: lateral electrical field

$E_{sat} = v_{sat} / \mu$



- I_{ds} will saturate due to velocity saturation, it depends on channel length L and applied V_{ds} .

$$I_{ds} = \frac{Q_{channel}}{t_{channel}} = \frac{Q_{channel}}{L/v_{sat}} = C_{ox} W (V_{gs} - V_t) v_{sat}$$


α -Power Law Model

- **α -Power Law Model:** piece-linear model to illustrate MOSSs I-V characteristic with velocity saturation.

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t \text{ cutoff} \\ I_{dsat} \frac{V_{ds}}{V_{dsat}} & V_{ds} < V_{dsat} \text{ linear} \\ I_{dsat} & V_{ds} > V_{dsat} \text{ saturation} \end{cases}$$

$$I_{dsat} = P_c \frac{\beta}{2} \left(V_{gs} - V_t \right)^\alpha, \quad V_{dsat} = P_v \left(V_{gs} - V_t \right)^{\alpha/2}$$

Empirical parameters: P_c, P_v, α




- Because of $\mu_p < \mu_n$, pMOS experience less velocity saturation than nMOS, therefore $\alpha_p > \alpha_n$
 - Mobility degradation is modeled by a $\mu_{eff} < \mu$, and the it can be included in the parameter α


Channel Length Modulation

3- 14

- **Effective channel length:** is reduced due to the wider depletion region at high V_{ds}



$$L_{eff} = L - L_d$$



- The I-V equation at saturation region with channel length modulation effect. λ' is the empirical parameter

$$I_{ds} = \beta \frac{(V_{gs} - V_t)^2}{2} (1 + \lambda V_{ds}), \lambda = \lambda' / L$$

- With shorter $L \downarrow$, $\lambda' \uparrow$, result in **output resistance** \downarrow , then MOSFET's **intrinsic gain** \downarrow

Body Effect

3- 15

- The threshold voltage V_t is increased by positive V_{sb} .
- $V_{sb} < 0$, $V_t \downarrow$, OFF leakage $\uparrow \rightarrow$ Design tradeoff

$$V_t = V_{t0} + \gamma [\sqrt{2\varphi_s + V_{sb}} - \sqrt{2\varphi_s}], \quad \varphi_s = 2V_T \ln \frac{N_A}{n_i}$$

V_{t0} : the threshold voltage for $V_{sb} = 0$

φ_f : fabrication-process parameter

$$\gamma = \frac{t_{ox}}{\varepsilon_{ox}} \sqrt{2qN_A\varepsilon_{si}} = \frac{\sqrt{2qN_A\varepsilon_{si}}}{C_{ox}}$$

γ : Body-effect parameter
(fabrication-process parameter)

N_A : Doping concentration of p-type substrate

ε_s : permittivity of silicon = $11.7 \varepsilon_0$

Subthreshold Conduction


3- 16

- Leakage current at subthreshold region $V_{gs} < V_t$: weak inversion

$$I_{ds} = I_{ds0} e^{\frac{V_{gs}-V_t}{nv_T}} \left(1 - e^{\frac{-V_{ds}}{v_T}} \right)$$

$$I_{ds0} = \beta v_T^2 e^{1.8}$$

- Leakage current = 0, when $V_{ds} = 0$. It increase exponentially with V_{gs} .




- Drain-Induced Barrier Lowering (DIBL)** : the V_t will be reduced by a positive V_{ds} . It will worse the leakage at subthreshold. It acts like channel length modulation effect at active mode.

$$V'_t = V_t - \eta V_{ds}$$

Junction Leakage

3- 17




- S/D junction leakage from a reverse-biased diode

$$I_D = I_S \left(e^{\frac{V_D}{V_T}} - 1 \right)$$

- Junction leakage used to be the storage time limitation. In modern transistor with shorter length, subthreshold leakage far exceed junction leakage.

Tunneling

3- 18




- Gate leakage: from carriers' tunneling through gate oxide. It is exponentially reverse proportional to gate oxide.
- Hi-K (dielectric constant) gate insulator is used to reduce it.


Temperature Dependence

3- 19

- $T \nearrow \mu \searrow: \mu(T) = \mu(T_r) \left(\frac{T}{T_r} \right)^{-k_\mu}$



- $T \nearrow V_t \searrow: V_t(T) = V_t(T_r) - k_{vt}(T - T_r)$




- $T \nearrow I_{OFF} \nearrow I_{ON} \searrow$

- $T \searrow$ The circuit performance is improved: subthreshold leakage \searrow , saturation velocity \nearrow , mobility \nearrow , junction capacitance \searrow . But breakdown voltage \searrow .

- $T \nearrow I_{dsat} \searrow$

Geometry Dependence

3- 20



- Effective channel length and width

$$L_{eff} = L_{drawn} + X_L - 2L_D \quad X_L, X_W : \text{Poly over-etch}$$

$$W_{eff} = W_{drawn} + X_W - 2W_D \quad L_D, W_D : \text{Source-drain lateral diffusion}$$

- Use identical and same orientation MOSFET to get a good matching. ex. Current mirror

Outline

3- 21

1. Introduction
2. Ideal I-V Characteristics
3. Nonideal I-V Effects
- 4. C-V Characteristics**
5. DC Transfer Characteristics
6. Switch-level RC Delay Models



C-V Characteristics

3- 22



- **Gate capacitance:** with advance technology, $t_{ox} \downarrow$, $L \downarrow$, $C_{permicron}$ keeps constant.

$$C_g = C_{ox} WL = C_{permicron} W$$

$$C_{permicron} = C_{ox} L = \frac{\epsilon_{ox}}{t_{ox}} L$$



- **Parasitic capacitance:** C_{db} and C_{sb} are from reverse p-n junction and proportional to S/D area.



MOS Gate Capacitance Model

3- 23

- **Gate capacitance:** it varies with channel behavior at different operation region

Table 2.1 Approximation of intrinsic MOS gate capacitance


$$C_0 = C_{ox}WL$$

Parameter	Cutoff	Linear	Saturation
C_{gb}	C_0	0	0
C_{gs}	0	$C_0/2$	$2/3 C_0$
C_{gd}	0	$C_0/2$	0
$C_g = C_{gs} + C_{gd} + C_{gb}$	C_0	C_0	$2/3 C_0$

- **S/D overlap capacitance:** $C_{gs(\text{overlap})}$ & $C_{gd(\text{overlap})}$ are from S/D lateral diffusion, don't confused with C_{gs} & C_{gd}

$$C_{gs(\text{overlap})} = C_{gsol}W$$



$$C_{gd(\text{overlap})} = C_{gdol}W$$



C_{gc} vs. V_{gs} & V_{ds}

3- 24



- C_{gc} vs. V_{gs}
- C_{gc} vs. V_{ds}



Gate Capacitance vs. V_{ds}


3- 25

- **Long channel device:** C_{gd} will becomes near 0 at saturation
- **Short channel device:** more $C_{gd(\text{overlap})}$ and $C_{gs(\text{overlap})}$ factor



Data-Dependent Gate Capacitance

3- 26



Outline

3- 27

1. Introduction
2. Ideal I-V Characteristics
3. Nonideal I-V Effects
4. C-V Characteristics
- 5. DC Transfer Characteristics**
6. Switch-level RC Delay Models

CMOS Inverter DC Characteristic I

3- 28






Table 2.2 Relationships between voltages for the three regions of operation of a CMOS inverter

	Cutoff	Linear	Saturated
nMOS	$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$
	$V_{in} < V_{tn}$	$V_{in} > V_{tn}$	$V_{in} > V_{tn}$
		$V_{dsn} < V_{gsn} - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$
		$V_{out} < V_{in} - V_{tn}$	$V_{out} > V_{in} - V_{tn}$
pMOS	$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$
	$V_{in} > V_{tp} + V_{DD}$	$V_{in} < V_{tp} + V_{DD}$	$V_{in} < V_{tp} + V_{DD}$
		$V_{dsp} > V_{gsp} - V_{tp}$	$V_{dsp} < V_{gsp} - V_{tp}$
		$V_{out} > V_{in} - V_{tp}$	$V_{out} < V_{in} - V_{tp}$

CMOS Inverter DC Characteristic II


3- 29



- I_{ds} vs. V_{ds} (nMOS & pMOS)
- For pMOS, $I_d, V_{gs}, V_{ds}, V_{th} < 0$
- pMOS I-V as load-line of nMOS input device.

$|I_{dsn}|, |I_{dsp}|$

(b)





CMOS Inverter DC Characteristic III

3- 30

- $V_{in} - V_{out}$ DC transfer curve
- Rail-to-rail operation

- $V_{in} - I_{DD}$ DC transfer curve
- Dynamic power dissipation



DC Response

3- 31

- DC Response: V_{out} vs. V_{in} for a gate

- Ex: Inverter

- When $V_{in} = 0 \rightarrow V_{out} = V_{DD}$

- When $V_{in} = V_{DD} \rightarrow V_{out} = 0$


- In between, V_{out} depends on transistor size and current

- By KCL, must settle such that

$$I_{dsn} = |I_{dsp}|$$

- We could solve equations

- But graphical solution gives more insight



Transistor Operation


3- 32

- Current depends on region of transistor behavior
- For what V_{in} and V_{out} are nMOS and pMOS in
 - Cutoff?
 - Linear?
 - Saturation?

nMOS Operation

3- 33


Cutoff	Linear	Saturated
$V_{gsn} <$	$V_{gsn} >$ $V_{dsn} <$	$V_{gsn} >$ $V_{dsn} >$



nMOS Operation

3- 34

Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$ $V_{dsn} < V_{gsn} - V_{tn}$	$V_{gsn} > V_{tn}$ $V_{dsn} > V_{gsn} - V_{tn}$




nMOS Operation

3- 35

Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$ $V_{dsn} < V_{gsn} - V_{tn}$	$V_{gsn} > V_{tn}$ $V_{dsn} > V_{gsn} - V_{tn}$

$$V_{gsn} = V_{in}$$

$$V_{dsn} = V_{out}$$




nMOS Operation

3- 33

Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$ $V_{in} < V_{tn}$	$V_{gsn} > V_{tn}$ $V_{in} > V_{tn}$ $V_{dsn} < V_{gsn} - V_{tn}$ $V_{out} < V_{in} - V_{tn}$	$V_{gsn} > V_{tn}$ $V_{in} > V_{tn}$ $V_{dsn} > V_{gsn} - V_{tn}$ $V_{out} > V_{in} - V_{tn}$

$$V_{gsn} = V_{in}$$


$$V_{dsn} = V_{out}$$



pMOS Operation

3- 37


Cutoff	Linear	Saturated
$V_{gsp} >$	$V_{gsp} <$ $V_{dsp} >$	$V_{gsp} <$ $V_{dsp} <$



pMOS Operation

3- 38

Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$ $V_{dsp} > V_{gsp} - V_{tp}$	$V_{gsp} < V_{tp}$ $V_{dsp} < V_{gsp} - V_{tp}$



pMOS Operation


3- 39

Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$ $V_{dsp} > V_{gsp} - V_{tp}$	$V_{gsp} < V_{tp}$ $V_{dsp} < V_{gsp} - V_{tp}$

$$V_{gsp} = V_{in} - V_{DD}$$

$$V_{dsp} = V_{out} - V_{DD}$$

$$V_{tp} < 0$$



pMOS Operation


3- 40

Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$ $V_{in} > V_{DD} + V_{tp}$	$V_{gsp} < V_{tp}$ $V_{in} < V_{DD} + V_{tp}$ $V_{dsp} > V_{gsp} - V_{tp}$ $V_{out} > V_{in} - V_{tp}$	$V_{gsp} < V_{tp}$ $V_{in} < V_{DD} + V_{tp}$ $V_{dsp} < V_{gsp} - V_{tp}$ $V_{out} < V_{in} - V_{tp}$

$$V_{gsp} = V_{in} - V_{DD}$$

$$V_{dsp} = V_{out} - V_{DD}$$


$$V_{tp} < 0$$



I-V Characteristics


3- 41

- Make pMOS is wider than nMOS such that $\beta_n = \beta_p$



Current vs. V_{out} , V_{in}


3- 42



Load Line Analysis

3- 43


- For a given V_{in} :
 - Plot I_{dsn} , I_{dsp} vs. V_{out}
 - V_{out} must be where $|currents|$ are equal in



Load Line Analysis

3- 44


- $V_{in} = 0$



Load Line Analysis

3- 45


- $V_{in} = 0.2V_{DD}$



Load Line Analysis

3- 46


- $V_{in} = 0.4V_{DD}$



Load Line Analysis


3- 47

- $V_{in} = 0.6V_{DD}$



Load Line Analysis


- $V_{in} = 0.8V_{DD}$



Load Line Analysis


3- 49

- $V_{in} = V_{DD}$



Load Line Summary



3- 50



DC Transfer Curve

3- 51

- Transcribe points onto V_{in} vs. V_{out} plot




Operating Regions

3- 52

- Revisit transistor operating regions

Region	nMOS	pMOS
A		
B		
C		
D		
E		




Operating Regions

3- 53

- Revisit transistor operating regions

Region	nMOS	pMOS
A	Cutoff	Linear
B	Saturation	Linear
C	Saturation	Saturation
D	Linear	Saturation
E	Linear	Cutoff




CMOS Inverter Operation

3- 54

Table 2.3 Summary of CMOS inverter operation

Region	Condition	p-device	n-device	Output
A	$0 \leq V_{in} < V_{tn}$	linear	cutoff	$V_{out} = V_{DD}$
B	$V_{tn} \leq V_{in} < V_{DD}/2$	linear	saturated	$V_{out} > V_{DD}/2$
C	$V_{in} = V_{DD}/2$	saturated	saturated	V_{out} drops sharply
D	$V_{DD}/2 < V_{in} \leq V_{DD} - V_{tp} $	saturated	linear	$V_{out} < V_{DD}/2$
E	$V_{in} > V_{DD} - V_{tp} $	cutoff	linear	$V_{out} = 0$



Beta Ratio Effect


3- 55

- β parameters and ratio

$$\beta_p = \mu_p C_{ox} (W/L)_p$$

$$\beta_n = \mu_n C_{ox} (W/L)_n$$

$$\beta \text{ ratio} = \beta_p / \beta_n$$



- β ratio = 1: largest noise margin
 - $\because \mu_n > \mu_p$, choose $(W/L)_p > (W/L)_n$ to make **β ratio = 1**
- β ratio > 1: HI-skewed inverter, switching threshold > $0.5V_{DD}$
- β ratio < 1: LO-skewed inverter, switching threshold < $0.5V_{DD}$

Noise Margin I

3- 56

- Noise margin definition
 - The allowable noise voltage on the input that the output won't be corrupted.

$$NM_L = V_{IL} - V_{OL}$$


$$NM_H = V_{OH} - V_{IH}$$

V_{IH} = minimum HIGH input voltage

V_{IL} = maximum LOW input voltage

V_{OH} = minimum HIGH output voltage

V_{OL} = maximum LOW output voltage




Noise Margin II

3- 57

- *Indeterminate region (forbidden zone)*


$$V_{IL} < V_{in} < V_{IH} : \text{output} = \text{unknown logic level}$$



β Ratio and Noise Margin

3- 58




- β ratio > 1
 - Switching threshold $> 0.5V_{DD}$
 - $V_{IH} \nearrow NM_H \searrow$
 - $V_{IL} \nearrow NM_L \nearrow$
- β ratio < 1
 - Switching threshold $< 0.5V_{DD}$
 - $V_{IH} \searrow NM_H \nearrow$
 - $V_{IL} \searrow NM_L \searrow$
 - Noise is scaled with V_{DD}
 - $V_{DD} \searrow$, smaller NM is acceptable.



Ratioed Inverter Transfer Function I

3- 59





- nMOS inverters with resistive or constant current load
 - Transfer function depends on the ratio of pull-down to the pull-up transistor (*static load*).



Ratioed Inverter Transfer Function II

3- 60







- Pseudo-nMOS inverters with turn-ON pMOS as load
 - Turn-ON pMOS is made by a depletion mode nMOS in pure nMOS process.
 - **Dissipating static power when $V_o = \text{LOW}$**
 - **Poor NM but smaller area & input capacitance loading**



Pass Transistor DC Characteristic

3- 61





- Threshold drop
 - nMOS : **can NOT** pass “1”
 - pMOS : **can NOT** pass “0”
 - Need to consider **BODY EFFECT.**
- ON resistance depends on V_{in}
 - Need to **BOOST** gate voltage with small V_{DD}



Tristate Inverter

3- 62

- Inverter + transmission gate
 - For the same size n and p devices, it is approximately half the speed of complementary CMOS inverter.
 - The structure in (d) is suffered from A's toggle in tristate.
 - Need to consider **BODY EFFECT**.



Outline

3- 63

1. Introduction
2. Ideal I-V Characteristics
3. Nonideal I-V Effects
4. C-V Characteristics
5. DC Transfer Characteristics
6. **Switch-level RC Delay Models**

Effective Resistance R

3- 64

- R : **effective resistance** of unit nMOS (minimum W & L)
 - An pMOS has resistance $2R$ (or $3R$) because of smaller mobility
 - **In linear region**, it is inverse proportional to W/L and V_{gs}


$$R = \left(\frac{\partial I_{ds}}{\partial V_{ds}} \right)^{-1} = \frac{1}{\beta(V_{gs} - V_t)} = \frac{1}{\mu C_{ox}} \frac{L}{W} \frac{1}{(V_{gs} - V_t)}$$

- C : **gate capacitance** of unit transistor (nMOS & pMOS)
 - It is proportional to gate area $W*L$
- C : **junction capacitance** of S/D of unit transistor
 - It is proportional to gate width W
- nMOS of k times unit width has resistance R/k , gate capacitance kC and S/D capacitance kC .

RC Circuit Model

3- 65

- pMOS of k times unit width has resistance $2R/k$, gate capacitance kC and S/D capacitance kC
 - nMOS parasitic capacitors are referred to GND (p-body) and pMOS parasitic capacitors are referred to VDD (n-well)




Inverter Propagation Delay

3- 66

- Fanout-of-1 Inverter
 - Choose pMOS width size to be $x2 \sim x3$ of that of nMOS

$$t_{pd} = R \bullet (6C) = 6RC$$



R of Transmission Gate

3- 67

- Effective resistance of transmission gate is the parallel combination of nMOS and pMOS
 - It depends on the signal to be pass
 - pMOS pass 0 weakly with larger resistance $4R$
 - nMOS pass 1 weakly with larger resistance $2R$
 - Usually choose same size of nMOS/pMOS in transmission gate
 - Increase MOS size $\rightarrow R \downarrow C \uparrow$: need to check the tradeoff

